IPC분류정보
국가/구분 |
United States(US) Patent
등록
|
국제특허분류(IPC7판) |
|
출원번호 |
US-0333436
(2014-07-16)
|
등록번호 |
US-9413390
(2016-08-09)
|
발명자
/ 주소 |
- Yin, Bei
- Wu, Michael
- Dick, Christopher H.
- Cavallaro, Joseph R.
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 |
피인용 횟수 :
0 인용 특허 :
11 |
초록
▼
A LDPC decoder utilizes a new schedule that breaks a dependency between data of different layers of a parity check matrix, so that the forward scan in the next layer can begin to perform after a predetermined time has elapsed (i.e. a delay) since the backwards scan of the previous layer has begun, a
A LDPC decoder utilizes a new schedule that breaks a dependency between data of different layers of a parity check matrix, so that the forward scan in the next layer can begin to perform after a predetermined time has elapsed (i.e. a delay) since the backwards scan of the previous layer has begun, and before the backwards scan of the previous layer is completed. Accordingly, the computation at the next layer can begin as soon as possible.
대표청구항
▼
1. A method for a low-density parity-check (LDPC) decoder, the method comprising: performing, using a processing unit, a forward scan in a first direction of layer L1 of a parity check matrix, wherein the parity check matrix comprises N number of layers and M number of columns;performing, using the
1. A method for a low-density parity-check (LDPC) decoder, the method comprising: performing, using a processing unit, a forward scan in a first direction of layer L1 of a parity check matrix, wherein the parity check matrix comprises N number of layers and M number of columns;performing, using the processing unit, a backwards scan in a second direction of the layer L1 of the parity check matrix, after the forward scan of the layer L1 is completed;updating, using the processing unit, layer L2 of the parity check matrix based on a result from the forward scan of layer L1 and a result from the backward scan of layer L1;performing, using the processing unit, a forward scan in the second direction of the layer L2 of the parity check matrix, wherein the act of performing the forward scan in the second direction of the layer L2 of the parity check matrix begins (1) after a predetermined time has elapsed since the backwards scan of the layer L1 has begun and (2) before the backwards scan of the layer L1 is completed; andperforming, using the processing unit, a backwards scan in the first direction of the layer L2 of the parity check matrix, after the forward scan of the layer L2 is completed. 2. The method of claim 1, further comprising updating, using the processing unit, layer L3 of the parity check matrix based on a result of the forward scan of the layer L2 and the backward scan of the layer L2. 3. The method of claim 1, wherein the processing unit comprises a plurality of sub-processing units, and wherein the sub-processing units are used to scan the respective layers of the parity check matrix. 4. The method of claim 1, wherein the first direction and the second direction are in opposite directions. 5. The method of claim 4, wherein the first direction is from left to right across the parity check matrix, and the second direction is from right to left across the parity check matrix, or vice versa. 6. The method of claim 1, wherein the parity check matrix comprises sub-matrices, and wherein at least one of the sub-matrices of the parity check matrix comprises an identity matrix, a cyclically-shifted identity matrix, or an all-zero matrix. 7. The method of claim 1, wherein the predetermined time is based on a computer simulation of the LDPC decoder. 8. The method of claim 1, wherein all of the layers of the parity check matrix are scanned twice for a first iteration. 9. The method of claim 8, wherein all of the layers of the parity check matrix are scanned twice again for one or more additional time(s) until a predetermined number of iterations is achieved. 10. The method of claim 9, wherein the predetermined number of iterations is based on a computer simulation of the LDPC decoder. 11. The method of claim 1, wherein the layer L1 is a first layer in terms of order. 12. A low-density parity-check (LDPC) decoder, the decoder comprising: a processing unit configured to: perform a forward scan in a first direction of layer L1 of a parity check matrix, wherein the parity check matrix comprises N number of layers and M number of columns;perform a backwards scan in a second direction of the layer L1 of the parity check matrix, after the forward scan of the layer L1 is completed;update layer L2 of the parity check matrix;perform a forward scan in the second direction of the layer L2 of the parity check matrix, wherein the processing unit is configured to begin performing the forward scan in the second direction of the layer L2 of the parity check matrix (1) after a predetermined time has elapsed since the backwards scan of the layer L1 has begun and (2) before the backwards scan of the layer L1 is completed; andperform a backwards scan in the first direction of the layer L2 of the parity check matrix, after the forward scan of the layer L2 is completed. 13. The decoder of claim 12, wherein the processing unit is further configured to update layer L3 of the parity check matrix based on a result of the forward scan of the layer L2 and a result of the backward scan of the layer L2. 14. The decoder of claim 12, wherein the processing unit comprises a plurality of sub-processing units, and wherein the sub-processing units are configured to scan the respective layers of the parity check matrix. 15. The decoder of claim 12, wherein the first direction and the second direction are in opposite directions. 16. The decoder of claim 15, wherein the first direction is from left to right across the parity check matrix, and the second direction is from right to left across the parity check matrix, or vice versa. 17. The decoder of claim 12, wherein the parity check matrix comprises sub-matrices, and wherein at least one of the sub-matrices of the parity check matrix comprises an identity matrix, a cyclically-shifted identity matrix, or an all-zero matrix. 18. The decoder of claim 12, wherein the processing unit is configured to scan all of the layers of the parity check matrix for a first iteration. 19. The decoder of claim 18, wherein the processing unit is configured to scan all of the layers of the parity check matrix twice again for one or more additional time(s) until a predetermined number of iterations is achieved. 20. The decoder of claim 12, wherein the layer L1 is a first layer in terms of order.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.