Power semiconductor switch with plurality of trenches
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-029/66
H01L-021/04
H01L-029/06
H01L-029/10
H01L-029/808
출원번호
US-0946787
(2010-11-15)
등록번호
US-9472403
(2016-10-18)
발명자
/ 주소
Carta, Rossano
Bellemo, Laura
Richieri, Giovanni
Merlin, Luigi
출원인 / 주소
SILICONIX TECHNOLOGY C.V.
인용정보
피인용 횟수 :
2인용 특허 :
93
초록
A SiC JFET that includes a plurality of trenches formed in a SiC semiconductor body of one conductivity each trench having a region of another conductivity formed in the bottom and sidewalls thereof.
대표청구항▼
1. A power semiconductor device comprising: a silicon carbide (SiC) semiconductor body of one conductivity formed above a SiC substrate of said one conductivity, said SiC semiconductor body comprising an active region including a plurality of spaced trenches each adjacent a mesa and each trench comp
1. A power semiconductor device comprising: a silicon carbide (SiC) semiconductor body of one conductivity formed above a SiC substrate of said one conductivity, said SiC semiconductor body comprising an active region including a plurality of spaced trenches each adjacent a mesa and each trench comprising a region of another conductivity formed into its sidewalls and bottom thereof, each region of said another conductivity being deep enough so that said mesa comprises a first portion of said one conductivity between two opposing regions of said another conductivity;a contact region of said one conductivity comprising a lower electrical resistivity than said SiC semiconductor body formed above said mesa, said contact region comprises SiC;a conductive gate electrode formed adjacent to and in contact with said sidewalls and said bottom of each trench, said mesa is free of said conductive gate electrode, said conductive gate electrode directly contacts with said region of another conductivity;an insulation cap formed above said conductive gate electrode, said insulation cap covers a top surface portion of said contact region, said insulation cap directly contacts with said contact region, said insulation cap has direct contact with a sidewall of said region of another conductivity;a first power contact in ohmic contact with said contact region; anda second power contact in ohmic contact with said SiC substrate, said second power contact comprises solderable material,wherein said power semiconductor device is a junction field effect transistor. 2. The power semiconductor device of claim 1, wherein said SiC semiconductor body comprises epitaxially formed SiC. 3. The power semiconductor device of claim 1, further comprising a termination region, said termination region comprises a plurality of trenches that surround said active region, each of said plurality of trenches of said termination region comprises a conductive electrode. 4. The power semiconductor device of claim 1, wherein said conductive gate electrode comprises a polysilicon of said another conductivity. 5. The power semiconductor device of claim 1, wherein said insulation cap comprises an oxide. 6. The power semiconductor device of claim 1, wherein said insulation cap comprises silicon doxide. 7. The power semiconductor device of claim 1, further comprising a termination region that surrounds said active region. 8. The power semiconductor device of claim 7, wherein said termination region comprises a trench having a region of said another conductivity formed into sidewalls and bottom thereof. 9. The power semiconductor device of claim 1, wherein said first power contact is a source contact. 10. The power semiconductor device of claim 1, wherein said second power contact is a drain contact. 11. The power semiconductor device of claim 1, further comprising a termination region, said termination region comprises a plurality of trenches that surround said active region, each of said plurality of trenches of said termination region comprises a conductive electrode. 12. A power semiconductor device comprising: a buffer layer formed above a silicon carbide (SiC) substrate of one conductivity;a SiC semiconductor body of said one conductivity formed above said buffer layer, said SiC semiconductor body and said SiC substrate have the same conductivity, said SiC semiconductor body comprising an active region including a plurality of spaced trenches each adjacent a mesa and each trench comprising a region of another conductivity formed into its sidewalls and bottom thereof, each region of said another conductivity being deep enough so that said mesa comprises a first portion of said one conductivity between two opposing regions of said another conductivity;a contact region of said one conductivity comprising a lower electrical resistivity than said SIC semiconductor body formed above said mesa;a conductive gate electrode formed adjacent to and in contact with said sidewalls and said bottom of each trench, said mesa is free of said conductive gate electrode, said conductive gate electrode directly contacts with said region of another conductivity;an insulation cap formed above said conductive gate electrode, said insulation cap covers a top surface portion of said contact region, said insulation cap directly contacts with said contact region, said insulation cap has direct contact with a sidewall of said region of another conductivity;a first power contact in ohmic contact with said contact region; anda second power contact in ohmic contact with said SiC substrate, said second power contact comprises solderable material,wherein said power semiconductor device is a junction field effect transistor. 13. The power semiconductor device of claim 12, wherein said buffer layer comprises epitaxially formed SiC. 14. The power semiconductor device of claim 12, wherein said SiC semiconductor body comprises epitaxially formed SiC. 15. The power semiconductor device of claim 12, wherein said contact region comprises epitaxially formed SiC. 16. The power semiconductor device of claim 11, wherein each of said plurality of trenches of said termination region comprises a region of said another conductivity formed into its sidewalls and bottom thereof. 17. The power semiconductor device of claim 12, further comprising a termination region that surrounds said active region, said termination region comprises a plurality of trenches, each of said plurality of trenches of said termination region comprises a region of said another conductivity formed into its sidewalls and bottom thereof. 18. The power semiconductor device of claim 12, wherein said insulation cap comprises an oxide. 19. The power semiconductor device of claim 12, wherein said first power contact comprises solderable material. 20. The power semiconductor device of claim 12, further comprising a termination region that surrounds said active region, said termination region comprises a first trench and a second trench, said first trench is wider than said second trench.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (93)
Kinzer Daniel M., Amorphous silicon combined with resurf region for termination for MOSgated device.
Kipp J. Schoen ; Jason P. Henning ; Jerry M. Woodall ; James A. Cooper, Jr. ; Michael R. Melloch, Dual-metal-trench silicon carbide Schottky pinch rectifier.
Pfirsch Frank,DEX ; Rupp Roland,DEX, Edge termination for a semiconductor component, a schottky diode having an edge termination, and a method for producing the schottky diode.
Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Rottner Kurt,SEX ; Savage Susan,SEX, Fabrication of a SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
Norio Yasuhara JP; Kazutoshi Nakamura JP; Yusuke Kawaguchi JP, High breakdown voltage semiconductor device having trenched film connected to electrodes.
Hshieh Fwu-Iuan (Saratoga CA) Chang Mike F. (Cupertino CA) Chen Kuo-In (Los Altos CA) Williams Richard K. (Cupertino CA) Darwish Mohamed (Saratoga CA), High density trenched DMOS transistor.
Tachibana Takeshi (Osaka NC JPX) Thompson ; Jr. Dale G. (Chapel Hill NC) Glass Jeffrey T. (Apex NC), High temperature rectifying contact including polycrystalline diamond and method for making same.
Krames, Michael R; Steigerwald, Daniel A.; Kish, Jr., Fred A.; Rajkomar, Pradeep; Wierer, Jr., Jonathan J.; Tan, Tun S, III-nitride light-emitting device with increased light generating capability.
Dixit Pankaj (San Jose CA) Ingram ; III William P. (Los Altos CA) Holzworth Monta R. (Santa Clara CA) Klein Richard (Mountain View CA), Method of fabricating antifuses in an integrated circuit device and resulting structure.
Wierer, Jr., Jonathan J.; Krames, Michael R; Steigerwald, Daniel A.; Kish, Jr., Fred A.; Rajkomar, Pradeep, Method of making a III-nitride light-emitting device with increased light generating capability.
Gi-young Jeon KR; Eul-bin Im KR; Byeong Gon Kim KR; Eun-ho Lee KR, Power module package having insulator type heat sink attached to rear surface of lead frame and manufacturing method thereof.
Loose Werner,DEX ; Korec Jacek,DEX ; Niemann Ekkehard,DEX ; Boos Alfred,DEX, SIC field-effect transistor array with ring type trenches and method of producing them.
Oppermann, Klaus-Günter; Tihanyi, Jenö, Semiconductor component for high reverse voltages in conjunction with a low on resistance and method for fabricating a semiconductor component.
Mitlehner Heinz,DEX ; Stephani Dietrich,DEX ; Weinert Ulrich,DEX, Semiconductor component having an edge termination means with high field blocking capability.
Kamasaki Keiji (Kanagawa JPX) Dengo Tadao (Kanagawa JPX) Fukuda Ikuo (Fukuoka JPX) Motojima Hideaki (Kanagawa JPX), Semiconductor device having high resistance to electrostatic and electromagnetic induction using a complementary shield.
Friedrichs, Peter; Peters, Dethard; Schoerner, Reinhold, Semiconductor device made from silicon carbide with a Schottky contact and an ohmic contact made from a nickel-aluminum material.
Bakowsky Mietek,SEX ; Bijlenga Bo,SEX ; Gustafsson Ulf,SEX ; Harris Christopher,SEX ; Savage Susan,SEX, SiC Semiconductor device comprising a pn Junction with a voltage absorbing edge.
Standing, Martin; Sawle, Andrew; Elwin, Matthew P; Jones, David P; Carroll, Martin; Wagstaffe, Ian Glenville, Solderable top metalization and passivation for source mounted package.
Metz ; Jr. Werner A. (Fort Collins CO) Szluk Nicholas J. (Fort Collins CO) Miller Gayle W. (Fort Collins CO) Drury Michael J. (Fort Collins CO) Sullivan Paul A. (Fort Collins CO), Use of selectively deposited tungsten for contact formation and shunting metallization.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.