Methods for manufacturing an electronic module
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-025/16
H01L-025/00
H01L-023/32
H01L-023/64
출원번호
US-0745423
(2015-06-20)
등록번호
US-9472541
(2016-10-18)
발명자
/ 주소
Standing, Martin
Schoiswohl, Johannes
출원인 / 주소
Infineon Technologies AG
대리인 / 주소
Slater Matsil, LLP
인용정보
피인용 횟수 :
0인용 특허 :
5
초록▼
A method for manufacturing an electronic module is disclosed. In an embodiment the method includes providing a passive component having an upper surface of a first area, and electrically and mechanically attaching a first semiconductor chip having a lower surface of a second area that is smaller tha
A method for manufacturing an electronic module is disclosed. In an embodiment the method includes providing a passive component having an upper surface of a first area, and electrically and mechanically attaching a first semiconductor chip having a lower surface of a second area that is smaller than the first area to the passive component, wherein the lower surface of the first semiconductor chip is arranged on the upper surface of the passive component, and wherein the first semiconductor chip comprises a vertical field-effect transistor.
대표청구항▼
1. A method comprising: providing a passive component having an upper surface of a first area; andelectrically and mechanically attaching a first semiconductor chip having a lower surface of a second area that is smaller than the first area to the passive component, wherein the lower surface of the
1. A method comprising: providing a passive component having an upper surface of a first area; andelectrically and mechanically attaching a first semiconductor chip having a lower surface of a second area that is smaller than the first area to the passive component, wherein the lower surface of the first semiconductor chip is arranged on the upper surface of the passive component, and wherein the first semiconductor chip comprises a vertical field-effect transistor. 2. The method according to claim 1, wherein the passive component comprises one or more of an inductor, a capacitor, a transformer, a heatsink, a chassis component or enclosure component. 3. The method according to claim 1, further comprising arranging the first semiconductor chip on at least one electrical terminal of the passive component. 4. The method according to claim 3, further comprising directly electrically and mechanically connecting a contact pad of the first semiconductor chip with the at least one electrical terminal. 5. The method according to claim 1, wherein the first semiconductor chip and the passive component are part of an electronic circuit. 6. The method according to claim 1, further comprising arranging a substrate on the upper surface of the passive component, the first semiconductor chip being arranged on the substrate. 7. The method according to claim 6, wherein the substrate comprises a first surface, a second surface and a plurality of through-holes extending from the first surface to the second surface. 8. The method according to claim 6, wherein the substrate comprises a main surface having an area smaller than or equal to the area of the upper surface of the passive component. 9. The method according to claim 6, further comprising arranging a second semiconductor chip on the substrate. 10. The method according to claim 9, wherein the first semiconductor chip is arranged on a first surface of the substrate, and wherein the second semiconductor chip is arranged on a second surface of the substrate, the second surface situated opposite to the first surface. 11. The method according to claim 1, further comprising providing a recess in the upper surface of the passive component, spatial dimensions of the recess corresponding to spatial dimensions of the first semiconductor chip or to spatial dimensions of a substrate carrying the first semiconductor chip. 12. The method according to claim 11, wherein the passive component comprises at least one electrical terminal situated below the recess. 13. The method according to claim 1, further comprising electrically coupling at least one capacitor to the first semiconductor chip or the passive component. 14. The method according to claim 13, wherein the at least one capacitor comprises an input capacitor and an output capacitor. 15. The method according to claim 1, wherein the passive component and the first semiconductor chip are part of an electronic module comprising one or more of a power supply module, a switch-mode power supply module, a voltage regulator, a DC/DC converter, a buck converter, a boost converter, an LLC resonant converter, a TTF/ITTF converter, a phase-shifted ZVS converter, or an H4 converter. 16. A method comprising: providing a passive component having an upper surface of a first area;electrically and mechanically attaching a first semiconductor chip having a lower surface of a second area that is smaller than the first area to the passive component, wherein the lower surface of the first semiconductor chip is arranged on the upper surface of the passive component; andelectrically coupling at least one capacitor to the first semiconductor chip or the passive component, wherein the at least one capacitor comprises an input capacitor and an output capacitor. 17. The method according to claim 16, further comprising: arranging the first semiconductor chip on at least one electrical terminal of the passive component; andelectrically and mechanically connecting a contact pad of the first semiconductor chip with the at least one electrical terminal. 18. The method according to claim 16, further comprising providing a recess in the upper surface of the passive component, spatial dimensions of the recess corresponding to spatial dimensions of the first semiconductor chip or to spatial dimensions of a substrate carrying the first semiconductor chip, wherein the passive component comprises at least one electrical terminal situated below the recess. 19. The method according to claim 16, further comprising arranging a second semiconductor chip on a substrate, wherein the first semiconductor chip is arranged on a first surface of the substrate, and wherein the second semiconductor chip is arranged on a second surface of the substrate, the second surface situated opposite to the first surface. 20. The method according to claim 16, further comprising arranging a substrate on the upper surface of the passive component, the first semiconductor chip being arranged on the substrate, wherein the substrate comprises a first surface and a second surface and a plurality of through-holes extending from the first surface to the second surface. 21. The method according to claim 16, further comprising arranging a substrate on the upper surface of the passive component, the first semiconductor chip being arranged on the substrate, wherein the substrate comprises a main surface having an area smaller than or equal to the area of the upper surface of the passive component. 22. A method comprising: providing a passive component having an upper surface of a first area;electrically and mechanically attaching a semiconductor chip having a lower surface of a second area that is smaller than the first area to the passive component, wherein the lower surface of the semiconductor chip is arranged on the upper surface of the passive component; andproviding a recess in the upper surface of the passive component, spatial dimensions of the recess corresponding to spatial dimensions of the semiconductor chip or to spatial dimensions of a substrate carrying the semiconductor chip, wherein the passive component comprises at least one electrical terminal situated below the recess.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.