A switching device includes a substrate; a first electrode formed over the substrate; a second electrode formed over the first electrode; a switching medium disposed between the first and second electrode; and a nonlinear element disposed between the first and second electrodes and electrically coup
A switching device includes a substrate; a first electrode formed over the substrate; a second electrode formed over the first electrode; a switching medium disposed between the first and second electrode; and a nonlinear element disposed between the first and second electrodes and electrically coupled in series to the first electrode and the switching medium. The nonlinear element is configured to change from a first resistance state to a second resistance state on application of a voltage greater than a threshold.
대표청구항▼
1. A method for a semiconductor device having a plurality of memory devices formed between intersections of a first plurality of electrodes and a second plurality of electrodes, the method comprising: applying a read threshold voltage across a first electrode from the first plurality of electrodes a
1. A method for a semiconductor device having a plurality of memory devices formed between intersections of a first plurality of electrodes and a second plurality of electrodes, the method comprising: applying a read threshold voltage across a first electrode from the first plurality of electrodes and a second electrode from the second plurality of electrodes, to thereby change a resistance state of a non-linear element in a first memory device that is coupled to the first electrode and the second electrode, from a high resistance state to a low resistance state, wherein the read threshold voltage is greater than a threshold voltage associated with the non-linear element, and wherein the read threshold voltage is less than a program threshold voltage associated with a first memory cell in the first memory device;applying a read voltage across the first electrode and the second electrode to thereby promote a first current flow through the first memory device, wherein the read voltage: is applied while the resistance state of the non-linear element is the low resistance state,is greater than a hold voltage associated with the non-linear element, andis less than the read threshold voltage; anddetermining a resistance state associated with the first memory cell of the first memory device in response to the first current flow. 2. The method of claim 1 wherein the read voltage is less than the threshold voltage associated with the non-linear element. 3. The method of claim 1 further comprising: removing the read voltage across the first electrode and the second electrode to thereby change the resistance state of the non-linear element from the low resistance state to the high resistance state, while maintaining the resistance state of the first memory cell in the ON state. 4. The method of claim 1 further comprising: applying an erase voltage across the first electrode and the second electrode to thereby change the resistance state of the non-linear element from the high resistance state to the low resistance state or to thereby maintain the resistance state of the non-linear element in the low resistance state, and to thereby change the second resistance state of the first memory cell from an ON state to an OFF state, wherein the erase voltage is greater than an erase threshold voltage associated with the first memory cell in the first memory device. 5. The method of claim 1 further comprising removing the read voltage from across the first electrode and the second electrode to thereby change the resistance state of the non-linear element from the low resistance state to the high resistance state, and to thereby change a third resistance state of the first memory device to a high resistance state. 6. The method of claim 1wherein the applying the read threshold voltage across the first electrode and the second electrode does not cause a third resistance state of a second non-linear element in a second memory device coupled to the first electrode to change to a low resistance state, and does not cause a resistance state of a fourth non-linear element in a third memory device coupled to the second electrode to change to a low resistance state. 7. The method of claim 6wherein the second memory device is coupled to a third electrode;wherein the third memory device is coupled to a fourth electrode; andwherein the applying the read threshold voltage across the first electrode and the second electrode does not cause a fifth resistance state of a fourth non-linear element in a fourth memory device coupled to the third electrode and the fourth electrode to change to a low resistance state. 8. The method of claim 1 further comprising applying a program voltage across the first electrode and the second electrode to thereby change the resistance state of the nonlinear element from the high resistance state to the low resistance state or to thereby maintain the resistance state of the non-linear element in the low resistance state, and to thereby change the second resistance state of the first memory cell from an OFF state to an ON state, wherein the program voltage is greater than a program threshold voltage associated with the first memory cell in the first memory device. 9. The method of claim 8 further comprising: removing the program voltage across the first electrode and the second electrode to thereby change the resistance of the non-linear element from the low resistance state to the high resistance state;wherein the applying the program voltage across the first electrode and the second electrode causes metal particles in the first electrode to diffuse within the first memory cell, andwherein when removing the program voltage from across the first electrode and the second electrode, at least some of the metal particles become trapped within defect sites of the first memory cell and form a conductive filament within the first memory cell. 10. The method of claim 9 wherein the metal particles are selected from a group of particles consisting of: silver, gold, nickel, and aluminum. 11. A semiconductor device comprises a first plurality of electrodes;a second plurality of electrodes;a plurality of memory devices formed between intersections of the first plurality of electrodes and the second plurality of electrodes, wherein each of the plurality of memory devices comprises:a memory cell disposed adjacent to a first electrode of the first plurality of electrodes, wherein the memory cell has a resistance state that is associated with at least a high resistance state or a low resistance state, wherein the memory cell is associated with a program threshold voltage, and wherein the resistance state of the memory cell is configured to change from the high resistance state to the low resistance state upon application of a voltage higher than the program threshold voltage; anda non-linear element disposed adjacent to a second electrode of the second plurality of electrodes, wherein the non-linear element is associated with at least a high resistance state or a low resistance state, wherein the non-linear element is associated with a threshold voltage, wherein the resistance state of the non-linear element is configured to change from the high resistance state to the low resistance state upon application of a voltage higher than the threshold voltage, wherein the non-linear element is associated with a hold voltage, wherein the resistance state of the non-linear element is configured to be maintained in the low resistance state upon application of a voltage higher than the hold voltage, wherein the hold voltage is less than the threshold voltage, and wherein the threshold voltage is less than the program threshold voltage. 12. The semiconductor device of claim 11 wherein a ratio between the high resistance state of the memory cell and the low resistance state of the memory cell is within a range of about 10E5 to about 10E10. 13. The semiconductor device of claim 11wherein the memory cell is associated with a read voltage;wherein the memory cell is configured to produce a read current in response to a resistance state of the memory cell and to the read voltage;wherein the read voltage is greater than the hold voltage; andwherein the read voltage is less than the program threshold voltage. 14. The semiconductor device of claim 11wherein the memory cell is associated with an erase threshold voltage;wherein the resistance state of the memory cell is configured to change from the low resistance state to the high resistance state upon application of an erase voltage of same polarity and higher magnitude than the erase threshold voltage; andwherein the resistance state of the non-linear element is configured to change from the high resistance state to the low resistance state upon application of the erase voltage. 15. The semiconductor device of claim 11 wherein the resistance state of the non-linear element is configured to change from the low resistance state to the high resistance state upon absence of a voltage across the non-linear element having a higher magnitude than the hold voltage. 16. The semiconductor device of claim 11 wherein the first electrode comprises metal or a metal alloy including a metal selected from a group consisting of: gold, nickel, and aluminum. 17. The semiconductor device of claim 16 wherein metal particles from the first electrode are diffused within the memory cell. 18. The semiconductor device of claim 17 wherein the metal particles are trapped within defects within the memory cell and form a conductive filament within the memory cell. 19. The semiconductor device of claim 11 wherein the memory cell comprises a resistive switching material selected from a group consisting of: a metal oxide, ZnO, W03, TiOx, NiO, CuO, and a chalcogenide glass. 20. The semiconductor device of claim 11 wherein the non-linear element comprises a material selected from a group consisting of: an oxide material, Hf02, a dielectric material, and a combination of dielectric materials.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (192)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Kuramoto Yuuji,JPX ; Maekawa Hirotoshi,JPX ; Anzai Kiyoharu,JPX, Analog signal detecting circuit, and AC side current detector of semiconductor power conversion device.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Sugiyama, Hideyuki; Saito, Yoshiaki, Magneto-resistance effect element with a surface contacting with a side face of electrode having a magnetization direction.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Luo, Xiao; Yu, David Chang-Cheng, Method and system for providing a sense amplifier and drive circuit for spin transfer torque magnetic random access memory.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Takahashi, Haruo; Hanzawa, Kouichi; Matsumoto, Takafumi, Optical film thickness controlling method, optical film thickness controlling apparatus, dielectric multilayer film manufacturing apparatus, and dielectric multilayer film manufactured using the same controlling apparatus or manufacturing apparatus.
Lee, Chang-bum; Park, Young-soo; Lee, Myung-jae; Wenxu, Xianyu; Kang, Bo-soo; Ahn, Seung-eon; Kim, Ki-hwan, Resistive memory devices and methods of manufacturing the same.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor integrated circuit device, method of manufacturing the same, and method of driving the same.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Chang Shou-Zen,TWX ; Tsai Chaochieh,TWX ; Ho Chin-Hsiung ; Lin Cheng Kun,TWX, Silicon and arsenic double implanted pre-amorphization process for salicide technology.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.