A method of forming a transistor device include forming a drift layer of a first conductivity type, forming a well of a second conductivity type in the drift layer, forming a JFET region with first conductivity type dopant ions in the drift layer, forming a channel adjustment layer of the first cond
A method of forming a transistor device include forming a drift layer of a first conductivity type, forming a well of a second conductivity type in the drift layer, forming a JFET region with first conductivity type dopant ions in the drift layer, forming a channel adjustment layer of the first conductivity type on the JFET region and the well, implanting first conductivity type dopant ions to form an emitter region of the first conductivity type extending through the channel adjustment layer and into the well, wherein the emitter region is spaced apart from the JFET region by the well, implanting second conductivity type dopant ions to form a connector region of the second conductivity type adjacent the emitter region, forming a gate oxide layer on the channel region, and forming a gate on the gate oxide layer.
대표청구항▼
1. A method of forming an insulated gate bipolar transistor (IGBT) device, comprising: forming a p-type drift layer;forming an n-type well in the p-type drift layer;epitaxially growing a p-type channel adjustment layer on the p-type drift layer and on the n-type well;implanting p-type dopant ions to
1. A method of forming an insulated gate bipolar transistor (IGBT) device, comprising: forming a p-type drift layer;forming an n-type well in the p-type drift layer;epitaxially growing a p-type channel adjustment layer on the p-type drift layer and on the n-type well;implanting p-type dopant ions to form a p-type emitter region that extends through the p-type channel adjustment layer and into the n-type well, the p-type emitter region at least partially defining a channel region in the n-type well adjacent the p-type emitter region;implanting n-type dopant ions to form an n-type connector region that is adjacent the p-type emitter region and extends through the channel adjustment layer and into the n-type well;forming a gate oxide layer on the channel region; andforming a gate on the gate oxide layer. 2. The method of claim 1, further comprising annealing the p-type dopant implanted ions and the n-type dopant implanted ions. 3. The method of claim 2, further comprising: forming a graphite coating on the channel adjustment layer, wherein the annealing the implanted ions comprises annealing the channel adjustment layer and the graphite coating; andremoving the graphite coating after the annealing the implanted ions. 4. The method of claim 3, further comprising crystallizing the graphite coating before the annealing the implanted ions. 5. The method of claim 3, wherein the annealing the implanted ions comprises annealing the implanted ions at a temperature greater than 1700° C. 6. The method of claim 3, wherein the annealing the implanted ions comprises annealing the implanted ions at a temperature greater than 1800° C. 7. The method of claim 1, wherein the forming the gate oxide layer comprises forming the gate oxide layer in dry O2, the method further comprising annealing the gate oxide layer in wet O2. 8. The method of claim 7, wherein the forming the gate oxide layer comprises forming the gate oxide layer in dry O2 at a temperature less than or equal to about 1200° C. 9. The method of claim 7, further comprising annealing the gate oxide layer in an inert atmosphere at a temperature less than or equal to about 1200° C. after the forming the gate oxide layer and before the annealing the gate oxide layer in the wet O2. 10. The method of claim 7, wherein the annealing the gate oxide layer in the wet O2 comprises annealing the gate oxide layer in the wet O2 at a temperature less than or equal to about 950° C. 11. The method of claim 10, wherein the annealing the gate oxide layer in the wet O2 comprises annealing the gate oxide layer in the wet O2 for at least one hour. 12. The method of claim 7, wherein the annealing the gate oxide layer in the wet O2 comprises generating pyrogenic steam in a pyrogenic chamber, supplying the pyrogenic steam to an anneal chamber, and annealing the gate oxide layer in the anneal chamber. 13. The method of claim 12, wherein the generating the pyrogenic steam comprises heating the pyrogenic chamber, supplying hydrogen and oxygen gas to the pyrogenic chamber, and combusting the hydrogen gas and the oxygen gas to form the pyrogenic steam, wherein the hydrogen gas and the oxygen gas are supplied to the pyrogenic chamber at a molecular ratio of hydrogen to oxygen of about 1.8 or more. 14. The method of claim 1, further comprising implanting p-type dopant ions into the drift layer to form a JFET region adjacent to the n-type well, and wherein the p-type emitter region is spaced apart from the JFET region and defines a channel region between the p-type emitter region and the JFET region. 15. The method of claim 1, wherein the channel adjustment layer is formed to have a thickness of about 0.1 μm to about 0.5 μm, and wherein the channel adjustment layer has a net acceptor concentration of about 1×1016 cm−3 to about 5×1018 cm−3. 16. The method of claim 1, wherein the drift layer comprises an epitaxial silicon carbide layer. 17. The method of claim 1, where the forming the p-type drift layer comprises forming the p-type drift layer on an n-type substrate. 18. The method of claim 17, wherein the substrate comprises silicon carbide. 19. The method of claim 1, wherein a distance from a bottom of the p-type emitter region to a bottom of the n-type well region is equal to or greater than about 0.45 μm. 20. A method of forming an insulated gate bipolar transistor (IGBT) device, comprising: forming a drift layer of a first conductivity type;forming a well of a second conductivity type in the drift layer;forming a JFET region with first conductivity type dopant ions in the drift layer;forming a channel adjustment layer of the first conductivity type on the JFET region and the well;implanting first conductivity type dopant ions to form an emitter region of the first conductivity type that extends through the channel adjustment layer and into the well, wherein the emitter region is spaced apart from the JFET region by the well;implanting second conductivity type dopant ions to form a connector region of the second conductivity type that is adjacent the emitter region and into the well;forming a gate oxide layer on the channel region; andforming a gate on the gate oxide layer. 21. The method of claim 20, wherein the forming the JFET region comprises epitaxially growing the JFET region with additional first conductivity type dopant ions on the drift layer. 22. The method of claim 20, wherein the forming the JFET region comprises forming the JFET region with a dopant concentration of about 1×1016 cm−3. 23. The method of claim 20, wherein the forming the JFET region comprises implanting aluminum in the drift layer adjacent the well. 24. The method of claim 20, further comprising: forming a graphite coating on the channel adjustment layer;annealing the implanted ions in the channel adjustment layer;annealing the graphite coating; andremoving the graphite coating after annealing the implanted ions.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (151)
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Edmond John A. (Apex NC) Dmitriev Vladimir (Fuquay-Varina NC) Irvine Kenneth (Cary NC), Buffer structure between silicon carbide and gallium nitride and resulting semiconductor devices.
Gardner Mark I. ; Hause Fred N. ; Fulford ; Jr. H. Jim, CMOS integrated circuit formed by using removable spacers to produce asymmetrical NMOS junctions before asymmetrical PMO.
Bakowski Mietek,SEX ; Gustafsson Ulf,SEX ; Rottner Kurt,SEX ; Savage Susan,SEX, Fabrication of a SiC semiconductor device comprising a pn junction with a voltage absorbing edge.
Brown Dale M. (Schenectady NY) Michon Gerald J. (Waterford NY) Krishnamurthy Vikram B. (Latham NY) Kretchmer James W. (Ballston Spa NY), Fabrication of silicon carbide integrated circuits.
Khan Muhammed A. (White Bear Lake) VanHove James M. (Eagan) Kuznia Jon N. (Fridley) Olson Donald T. (Circle Pines MN), High electron mobility transistor with GaN/AlxGa1-xN heterojunctions.
Miyata Koichi (Kobe JPX) Saito Kimitsugu (Kobe NC JPX) Dreifus David L. (Cary NC) Stoner Brian R. (Raleigh NC), Highly oriented diamond film field-effect transistor.
Kong Hua-Shuang (Raleigh NC) Glass Jeffrey T. (Apex NC) Davis Robert F. (Raleigh NC), Homoepitaxial growth of Alpha-SiC thin films and semiconductor devices fabricated thereon.
Moise Theodore S. ; Xing Guoqiang ; Visokay Mark ; Gaynor Justin F. ; Gilbert Stephen R. ; Celii Francis ; Summerfelt Scott R. ; Colombo Luigi, Integrated circuit and method.
Smrtic Mark A. (Stoneham MA) Molnar George M. (Flemington NJ) Lapham Jerome F. (Groton MA), Integrated circuit metal-oxide-metal capacitor and method of making same.
Shah,Pankaj B., Interacting current spreader and junction extender to increase the voltage blocked in the off state of a high power semiconductor device.
Smayling Michael C. (Missouri City TX) Torreno ; Jr. deceased Manuel J. (late of Houston TX by Arlene Torreno ; executrix) Falessi George (Villeneuve-Loubet FRX), LDMOS transistor with self-aligned source/backgate and photo-aligned gate.
Williams Richard K. ; Darwish Mohamed ; Grabowski Wayne ; Cornell Michael E., Low resistance power MOSFET or other device containing silicon-germanium layer.
Harris Christopher,SEX ; Konstantinov Andrei,SEX ; Janzen Erik,SEX, Method for introduction of an impurity dopant in SiC, a semiconductor device formed by the method and a use of highly d.
Tsui Paul G. Y. ; Tseng Hsing-Huang ; Bhat Navakanta ; Chen Ping, Method for making a dual-thickness gate oxide layer using a nitride/oxide composite region.
Ghezzo Mario (Ballston Lake NY) Chow Tat-Sing P. (Schenectady NY) Kretchmer James W. (Ballston Spa NY) Saia Richard J. (Schenectady NY) Hennessy William A. (Niskayuna NY), Method of fabricating a self-aligned DMOS transistor device using SiC and spacers.
Singh Ranbir ; Agarwal Anant K. ; Ryu Sei-Hyung, Method of fabricating a self-aligned bipolar junction transistor in silicon carbide and resulting devices.
Paul Chang ; Geeng-Chuan Chern ; Wayne Y. W. Hsueh ; Vladimir Rodov, Method of fabricating power rectifier device to vary operating parameters and resulting device.
Kong Hua-Shuang (Raleigh NC) Carter ; Jr. Calvin H. (Cary NC), Method of improving mechanically prepared substrate surfaces of alpha silicon carbide for deposition of beta silicon car.
Khan Muhammad A. (White Bear Lake MN) VanHove James M. (Eagan MN) Kuznia Jon N. (Fridley MN) Olson Donald T. (Circle Pines MN), Method of making a high electron mobility transistor.
Kumar Rajesh,JPX ; Naito Masami,JPX ; Nakamura Hiroki,JPX ; Takeuchi Yuichi,JPX, Method of manufacturing silicon carbide semiconductor device using active and inactive ion species.
Sei-Hyung Ryu ; Joseph J. Sumakeris ; Anant K. Agarwal ; Ranbir Singh, Methods of fabricating silicon carbide inversion channel devices without the need to utilize P-type implantation.
Korman Charles S. (Schenectady NY) Baliga Bantval J. (Raleigh NC) Chang Hsueh-Rong (Scotia NY), Multicellular FET having a Schottky diode merged therewith.
Anderson Wayne A. (Hamburg NY) Jia Quanxi (Los Alamos NM) Yi Junsin (Amherst NY) Chang Lin-Huang (Tonawanda NY), Nanocrystalline layer thin film capacitors.
Agarwal Anant K. (Monroeville PA) Siergiej Richard R. (Irwin PA) Brandt Charles D. (Mt. Lebanon PA) White Marvin H. (Bethlehem PA), Non-volatile random access memory cell constructed of silicon carbide.
Narwankar Pravin K. ; Sahin Turgut ; Redinbo Gregory F. ; Liu Patricia M. ; Tran Huyen T., Post deposition treatment of dielectric films for interface control.
Rodov, Vladimir; Chang, Paul; Bao, Jianren; Hsueh, Wayne Y. W.; Chiang, Arthur Ching-Lang; Chern, Geeng-Chuan, Power diode having improved on resistance and breakdown voltage.
Ryu, Sei-Hyung; Agarwal, Anant; Das, Mrinal Kanti; Lipkin, Lori A.; Palmour, John W.; Singh, Ranbir, SILICON CARBIDE POWER METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS HAVING A SHORTING CHANNEL AND METHODS OF FABRICATING SILICON CARBIDE METAL-OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTORS HAVING.
Suvorov Alexander ; Palmour John W. ; Singh Ranbir, Self-aligned methods of fabricating silicon carbide power devices by implantation and lateral diffusion.
Ghezzo Mario ; Chow Tat-Sing Paul ; Kretchmer James William ; Saia Richard Joseph ; Hennessy William Andrew, Self-aligned transistor device including a patterned refracting dielectric layer.
Friedrichs, Peter; Peters, Dethard; Schoerner, Reinhold, Semiconductor device made from silicon carbide with a Schottky contact and an ohmic contact made from a nickel-aluminum material.
Schorner Reinhold,DEX ; Stephani Dietrich,DEX ; Peters Dethard,DEX ; Friedrichs Peter,DEX, Semiconductor structure having a predetermined alpha-silicon carbide region, and use of this semiconductor structure.
Bakowsky Mietek,SEX ; Bijlenga Bo,SEX ; Gustafsson Ulf,SEX ; Harris Christopher,SEX ; Savage Susan,SEX, SiC Semiconductor device comprising a pn Junction with a voltage absorbing edge.
Shah, Pankaj B., Silicon carbide (SiC) gate turn-off (GTO) thyristor structure for higher turn-off gain and larger voltage blocking when in the off-state.
Ryu, Sei-Hyung, Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same.
Davis Robert F. (Raleigh NC) Carter ; Jr. Calvin H. (Raleigh NC) Hunter Charles E. (Durham NC), Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide.
Degenhardt Charles R. (The Procter & Gamble Company ; Miami Valley Laboratories ; P.O. Box 398707 Cincinnati OH 45239-8707) Kozikowski Barbara A. (The Procter & Gamble Company ; Miami Valley Laborato, Use of a carboxy-substituted polymer to inhibit plaque formation without tooth staining.
Edmond John A. (Cary NC) Bulman Gary E. (Cary NC) Kong Hua-Shuang (Raleigh NC) Dmitriev Vladimir (Fuquay-Varina NC), Vertical geometry light emitting diode with group III nitride active layer and extended lifetime.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.