Test structure for determining overlay accuracy in semiconductor devices using resistance measurement
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/66
H01L-049/02
G01R-031/00
출원번호
US-0991780
(2016-01-08)
등록번호
US-9564382
(2017-02-07)
발명자
/ 주소
Piper, Daniel
출원인 / 주소
WAFERTECH, LLC
대리인 / 주소
Duane Morris LLP
인용정보
피인용 횟수 :
0인용 특허 :
45
초록▼
Provided is a test pattern structure for determining overlay accuracy in a semiconductor device. The test pattern structure includes one or more resistor structures formed by patterning a lower silicon layer. Each includes a zigzag portion with leads at different spatial locations. An upper pattern
Provided is a test pattern structure for determining overlay accuracy in a semiconductor device. The test pattern structure includes one or more resistor structures formed by patterning a lower silicon layer. Each includes a zigzag portion with leads at different spatial locations. An upper pattern is formed and includes at least one pattern feature formed over the resistor or resistors. The portions of the resistor or resistors not covered by the upper pattern feature will become silicided during a subsequent silicidation process. Resistance is measured to determine overlay accuracy as the resistor structures are configured such that the resistance of the resistor structure is determined by the degree of silicidation of the resistor structure which is determined by the overlay accuracy between the upper and lower patterns.
대표청구항▼
1. A test pattern structure in a semiconductor device for determining pattern overlay accuracy, comprising: a semiconductor pattern of a semiconductor material bounded by a dielectric, said semiconductor pattern including a first resistor structure and a second resistor structure;each of said first
1. A test pattern structure in a semiconductor device for determining pattern overlay accuracy, comprising: a semiconductor pattern of a semiconductor material bounded by a dielectric, said semiconductor pattern including a first resistor structure and a second resistor structure;each of said first resistor structure and said second resistor structure including a zigzag portion including transverse leads, wherein said transverse leads include first transverse leads of said first resistor structure and second transverse leads of said second resistor structure, said first transverse leads parallel to said second transverse leads and said first resistor structure comprising first parallel leads orthogonal to said first transverse leads and said second resistor structure including second parallel leads orthogonal to said second transverse leads and parallel to said first parallel leads. 2. The test pattern structure as in claim 1, further comprising a further pattern formed in a material layer over said semiconductor pattern, and wherein portions of said semiconductor pattern not covered by said further pattern include a silicide on an upper surface thereof. 3. The test pattern structure as in claim 2, wherein said first resistor structure and said second resistor structure are test structures formed in a test portion on a semiconductor substrate and said semiconductor pattern further includes active semiconductor device features in active portions of semiconductor devices formed on said semiconductor substrate, and further comprising said further pattern being part of a larger device pattern also formed within said active portions of semiconductor devices. 4. The test pattern structure as in claim 1, wherein said first and second parallel leads each has different lengths, said first parallel leads coupled to one another by said first transverse leads, said second parallel leads coupled to one another by said second transverse leads. 5. The test pattern structure as in claim 4, wherein longer ones of said parallel leads of said first resistor structure extend closer to said second resistor structure than shorter ones of said parallel leads of said first resistor structure. 6. The test pattern structure as in claim 5, wherein, for each of said first and second resistor structures, each said parallel lead includes one end that terminates at the same perpendicular location and an opposed end joined to an adjacent one of said parallel leads by one said transverse lead, said opposed ends and said transverse leads forming a step-like structure in each of said first and second resistor structures, and wherein said first resistor includes said parallel leads having respective lengths that increase progressively along a first orthogonal direction and said second resistor includes said parallel leads having respective lengths that decrease progressively along said first orthogonal direction. 7. The test pattern structure as in claim 1, wherein said semiconductor pattern further comprises a third resistor structure and a fourth resistor structure, each of said third and fourth resistor structures including an associated zigzag portion with further transverse leads disposed orthogonal to a direction from said third resistor structure to said fourth resistor structure, said third resistor structure including said further transverse leads spaced at different distances from said fourth resistor structure and said fourth resistor structure including said further transverse leads spaced at different distances from said third resistor structure, said transverse leads and said further transverse leads being substantially orthogonal to one another. 8. A test pattern structure for determining overlay accuracy in a semiconductor device, said test pattern structure comprising: a lower semiconductor pattern of a silicon material bounded laterally by a dielectric, said lower semiconductor pattern including at least a resistor structure;a first overlying pattern in a first material layer or layers, disposed over said semiconductor pattern;a second overlying pattern in a second material layer or layers, disposed over said semiconductor pattern;wherein exposed portions of said lower semiconductor pattern not covered by said first overlying pattern or said second overlying pattern comprise a gap between boundaries of said first overlying pattern and said second overlying pattern, andwherein said lower semiconductor pattern includes said resistor structure and a further resistor structure, each having a plurality of parallel leads that are coupled to one another by orthogonal leads, the parallel leads having different lengths. 9. The test pattern structure as in claim 8, wherein said lower semiconductor pattern includes said resistor structure and a further resistor structure in a test portion of a semiconductor device and further comprising active device structures in an active device portion of said semiconductor device, on a semiconductor substrate, and wherein at least one of said first and second overlying patterns includes a portion in said test portion and a further portion in said active device portion of said semiconductor device. 10. The test pattern structure as in claim 8, wherein said resistor structure comprises a polysilicon pattern. 11. The test pattern structure as in claim 8, wherein said parallel leads of said resistor structure are parallel to said parallel leads of said further resistor structure, longer ones of said parallel leads of said resistor structure extend closer to said further resistor structure than shorter ones of said parallel leads of said resistor structure, and said resistor structure includes said parallel leads having respective lengths that increase progressively along a first orthogonal direction and said further resistor structure includes said parallel leads having respective lengths that decrease progressively along said first orthogonal direction. 12. A test pattern structure for determining overlay accuracy in a semiconductor device, said test pattern structure comprising: a lower semiconductor pattern of a semiconductor material bounded by a dielectric, said lower semiconductor pattern including a first resistor structure and a second resistor structure;an overlying pattern in a material layer or layers, disposed over said lower semiconductor pattern;wherein each of said first resistor structure and said second resistor structure comprises a zig-zag portion including transverse leads, wherein said transverse leads include first transverse leads of said first resistor structure and second transverse leads of said second resistor structure, said first transverse leads parallel to said second transverse leads and said first resistor structure comprising first parallel leads orthogonal to said first transverse leads and said second resistor structure including second parallel leads orthogonal to said second transverse leads and parallel to said first parallel leads. 13. The test pattern structure as in claim 12, wherein portions of said lower semiconductor pattern not covered by said overlying pattern include a silicide on an upper surface thereof. 14. The test pattern structure as in claim 12, wherein said first and second parallel leads each has different lengths, said first parallel leads coupled to one another by said first transverse leads, said second parallel leads coupled to one another by said second transverse leads. 15. The test pattern structure as in claim 14, wherein longer ones of said parallel leads of said first resistor structure extend closer to said second resistor structure than shorter ones of said parallel leads of said first resistor structure. 16. The test pattern structure as in claim 12, wherein said overlying pattern comprises a first overlying pattern and further comprising a second overlying pattern in a second material layer or layers disposed over said lower semiconductor pattern, and wherein exposed portions of said lower semiconductor pattern not covered by said overlying pattern or said second overlying pattern comprise a gap between boundaries of said first overlying pattern and said second overlying patternsaid forming an overlying pattern includes forming portions in said at least one test portion and in an active device portion of said semiconductor device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (45)
Chan Victer, Alignment of openings in semiconductor fabrication.
Ling Zhi-Min ; Lin Yung-Tao ; Shiau Ying, Apparatus for detecting defect sizes in polysilicon and source-drain semiconductor devices and method for making the sam.
Ling Zhi-Min ; Lin Yung-Tao ; Shiau Ying, Apparatus for detecting defect sizes in polysilicon and source-drain semiconductor devices and method for making the same.
Dasse Edward C. (Austin TX) Bollish Robert W. (Austin TX) Figueroa Alfredo (Austin TX) Carlquist James H. (Austin TX) Yarbrough Thomas R. (Buda TX) Toewe Charles F. (Austin TX) Holub Kelvin L. (Austi, Apparatus for performing wafer-level testing of integrated circuits where the wafer uses a segmented conductive top-laye.
Bruce James A. (Williston VT) Hibbs Michael S. (Westford VT) Leidy Robert K. (Burlington VT), Electrical test structure and method for space and line measurement.
Bertsch John E. (Essex VT) Mann Randy W. (Jericho VT) Nowak Edward J. (Essex VT) Tong Minh H. (Essex Junction VT), Fabrication test circuit and method for signalling out-of-spec resistance in integrated circuit structure.
Norishima Masayuki (Setagaya JPX) Toyoshima Yoshiaki (Matsudo JPX) Matsunaga Takeshi (Yokohama JPX), Mask for evaluation of aligner and method of evaluating aligner using the same.
Sato Takashi,JPX ; Asanuma Keita,JPX ; Iba Junichiro ; Ozaki Toru,JPX ; Nomura Hiroshi,JPX ; Higashiki Tatsuhiko,JPX, Method of electrical measurement of misregistration of patterns.
Piper, Daniel, Method of fabricating vertical integrated semiconductor device with multiple continuous single crystal silicon layers vertically separated from one another.
Jarvis Richard W. ; Emami Iraj ; Nistler John L. ; McIntyre Michael G., Multipurpose defect test structure with switchable voltage contrast capability and method of use.
Ling Zhi-Min (San Jose CA) Lin Yung-Tao (Fremont CA) Shiau Ying (San Jose CA), Structures to extract defect size information of poly and source-drain semiconductor devices and method for making the s.
Lynch William T. (Summit NJ) Ng Kwok K. (Berkeley Heights NJ), Test circuit for measuring specific contact resistivity of self-aligned contacts in integrated circuits.
Moon Il-Young,KRX, Test pattern structure for measuring misalignment in semiconductor device fabrication process and method for measuring misalignment.
Kim, Hyeon-Seag; Rhee, Seung-Hyun; Hau-Riege, Christine S; Marathe, Amit P, Test structure for determining electromigration and interlayer dielectric failure.
John J. Bush ; H. Jim Fulford, Jr. ; Mark I. Gardner, Test structure for electrically measuring the degree of misalignment between successive layers of conductors.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.