Graphics display system with unified memory architecture
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-003/00
G06F-003/06
G06T-001/60
G06T-001/20
G06T-009/00
G09G-005/00
G09G-005/06
G09G-005/12
G09G-005/14
G09G-005/28
G09G-005/34
G09G-005/36
H04N-005/04
H04N-005/14
H04N-005/445
H04N-005/45
H04N-007/01
H04N-009/45
H04N-009/64
H04N-021/422
H04N-021/426
H04N-021/43
H04N-021/431
H04N-021/434
H04N-021/4402
H04N-021/443
H04N-021/47
H04N-019/61
H04N-019/44
H04N-019/42
H04N-019/423
H04N-019/436
H04N-019/59
G09G-005/02
H04N-005/12
H04N-005/44
H04N-005/46
H04N-011/14
H04N-011/20
출원번호
US-0790923
(2015-07-02)
등록번호
US-9575665
(2017-02-21)
발명자
/ 주소
MacInnis, Alexander G.
Tang, Chengfuh
Xie, Xiaodong
Patterson, James T.
Kranawetter, Greg A.
출원인 / 주소
BROADCOM CORPORATION
대리인 / 주소
Foley & Lardner LLP
인용정보
피인용 횟수 :
0인용 특허 :
324
초록▼
A graphics display system integrated circuit is used in a set-top box for controlling a television display. The graphics display system processes analog video input, digital video input, and graphics input. The system incorporates a unified memory architecture that is shared by the graphics system,
A graphics display system integrated circuit is used in a set-top box for controlling a television display. The graphics display system processes analog video input, digital video input, and graphics input. The system incorporates a unified memory architecture that is shared by the graphics system, a CPU, and other peripherals. The unified memory architecture uses real time scheduling to service tasks. Critical instant analysis is used to find a schedule for memory usage that does not affect memory requirements of real time tasks while at the same time servicing non-real-time tasks as needed.
대표청구항▼
1. A memory system comprising: a memory that is shared by a plurality of devices;a first memory controller;a second memory controller;a memory request arbiter coupled to the memory, wherein the memory request arbiter is configured to perform real time scheduling of memory requests from different dev
1. A memory system comprising: a memory that is shared by a plurality of devices;a first memory controller;a second memory controller;a memory request arbiter coupled to the memory, wherein the memory request arbiter is configured to perform real time scheduling of memory requests from different devices having different priorities and provides access to the memory by the plurality of devices, the memory request arbiter comprising a first arbiter coupled to the first memory controller and a second arbiter coupled to the second memory controller; anda memory select circuit configured to: receive the memory requests from the plurality of devices; andfor each of the memory requests, select one of the first arbiter or the second arbiter using a characteristic of the memory request and provide the memory request to the selected one of the first arbiter or the second arbiter;a circuit component associated with one or more of the plurality of devices and coupled between the associated devices and the memory request arbiter, wherein the circuit component is configured to enforce a minimum interval between subsequent accesses by the associated device to the memory, the minimum interval configured to prevent a first device of the plurality of devices from accessing the memory during consecutive memory cycles when a second device of the plurality of devices is also requesting access to the memory. 2. The memory system of claim 1, wherein one or more of the plurality of devices is sensitive to latency and does not have determinable periodic behavior. 3. The memory system of claim 1, wherein the one or more devices associated with the circuit component include a central processing unit. 4. The memory system of claim 1, wherein the one or more devices associated with the circuit component make high priority service requests to access the memory through the circuit component. 5. The memory system of claim 1, further comprising a round robin server for handling low priority tasks. 6. The memory system of claim 1, wherein the characteristic of the memory request comprises an address of the memory request. 7. The memory system of claim 1, wherein the circuit component is a block out timer, the block out timer having a period programmable for system tuning. 8. A method comprising: receiving a plurality of memory requests from a plurality of devices for access to a memory shared by the plurality of devices, the plurality of memory requests having different priorities;for each of the memory requests, selecting one of a first arbiter or a second arbiter using a characteristic of the memory request;for each of the memory requests, providing the memory request to the selected one of the first arbiter or the second arbiter;performing scheduling of the memory requests using the first arbiter and the second arbiter; andenforcing a minimum interval between accesses of the memory, the minimum interval configured to prevent a first device of the plurality of devices from accessing the memory during consecutive memory cycles when a second device of the plurality of devices is also requesting access to the memory, wherein a circuit component associated with one or more of the plurality of devices is coupled between the associated devices and the memory request arbiter, wherein the circuit component is configured to enforce the minimum interval between subsequent accesses by the associated device to the memory. 9. The method of claim 8, wherein performing scheduling of the memory requests comprises providing access to the memory by one or more of the plurality of devices sensitive to latency and not having determinable periodic behavior. 10. The method of claim 8, wherein the one or more devices associated with the circuit component include a central processing unit. 11. The method of claim 8, wherein the one or more devices associated with the circuit component make high priority service requests to access the memory through the circuit component. 12. The method of claim 8, further comprising handling low priority tasks using a round robin server. 13. The method of claim 8, wherein the characteristic of the memory request comprises an address of the memory request. 14. The memory system of claim 8, wherein the circuit component is a block out timer, the block out timer having a period programmable for system tuning. 15. A memory system comprising: circuitry configured to: receive a plurality of memory requests from a plurality of devices for access to a memory shared by the plurality of devices, the plurality of memory requests having different priorities;for each of the memory requests, select one of a first arbiter or a second arbiter using a characteristic of the memory request, the first arbiter and the second arbiter implemented within the circuitry;for each of the memory requests, provide the memory request to the selected one of the first arbiter or the second arbiter;perform scheduling of the memory requests using the first arbiter and the second arbiter; andenforce a minimum interval between accesses of the memory, the minimum interval configured to prevent a first device of the plurality of devices from accessing the memory during consecutive memory cycles when a second device of the plurality of devices is also requesting access to the memory, wherein the circuitry comprises a circuit component associated with one or more of the plurality of devices and coupled between the associated devices and the memory request arbiter, wherein the circuit component is configured to enforce the minimum interval between subsequent accesses by the associated device to the memory. 16. The memory system of claim 15, wherein one or more of the plurality of devices is sensitive to latency and does not have determinable periodic behavior. 17. The memory system of claim 15, wherein the one or more devices associated with the circuit component include a central processing unit. 18. The memory system of claim 15, wherein the one or more devices associated with the circuit component make high priority service requests to access the memory through the circuit component. 19. The memory system of claim 15, wherein the characteristic of the memory request comprises an address of the memory request. 20. The memory system of claim 15, wherein the circuit component is a block out timer, the block out timer having a period programmable for system tuning.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (324)
Murphy Nicholas J. N.,GBX, 3D graphics object copying with reduced edge artifacts.
Kunkel Gerard ; Krisbergh Harold ; Grosky Aaron ; Lee Jae Hea Edward ; Augenbraun Joseph E., Access system and method for providing interactive access to an information source through a networked distribution syst.
Bunker William M. (Ormond Beach FL) Chandler Jimmy E. (Holly Hill FL) Economy Richard (Ormond Beach FL) Fadden ; Jr. Richard G. (Daytona Beach FL) Nelson Michael P. (Ormond Beach FL), Advanced video object generator.
Priem Curtis (Freemont CA) Webber Thomas (Lynn MA) Malachowsky Chris (Santa Clara CA), Anti-aliasing raster operations utilizing sub-pixel crossing information to control pixel shading.
Sabella Paolo (Pleasanton CA) Evans Jerald R. (Mountain View CA) Johnson Deron (Newalk CA), Apparatus and method for managing the assignment of display attribute identification values and multiple hardware color.
Greaves Paul E. (Rancho Cordova CA) Moore Michael R. (Folsom CA) Perlman Stephen G. (Mountain View CA) Thompson Laurence A. (Saratoga CA), Apparatus and method for merging input RGB and composite video signals to provide both RGB and composite merged video ou.
Cooper J. Carl (Monte Sereno CA) Wallen David (San Francisco CA) Vojnovic Mirko (Santa Clara CA) Loveless Howard (Ben Lomond CA), Apparatus and method for synchronizing asynchronous signals.
Drako Dean M. (Los Altos CA) Yu Hsin-Tung A. (Palo Alto CA), Apparatus for alternatively accessing single port random access memories to implement dual port first-in first-out memor.
Iwase Toshihiro (Nara JPX) Kanekura Hiroshi (Yamatokouriyama JPX), Apparatus for and method of converting a sampling frequency according to a data driven type processing.
Siracusa Robert J. (Lawrenceville NJ) Zdepski Joel W. (Belle Mead NJ), Apparatus for excising (and reinserting) specific data from a compressed video data stream to reduce its transmission ba.
Drako Dean M. (Los Altos CA) Yu Hsiu-Tung A. (Palo Alto CA), Apparatus for manipulating image pixel streams to generate an output image pixel stream in response to a selected mode.
Clough Elizabeth A. (Menlo Park CA) Roskowski Steven G. (Sunnyvale CA) Perlman Stephen G. (Mountain View CA) Masterson Anthony D. (Cupertino CA), Apparatus for providing output filtering from a frame buffer storing both video and graphics signals.
Ciacelli Mark Louis ; Urda John William ; Lam Wai Man ; Kouloheris Jack Lawrence ; Fetkovich John Edward, Apparatus, method and computer program product for protecting copyright data within a computer system.
Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Apparatus, systems and methods for controlling graphics and video data in multimedia data processing and display systems.
Gerard Chauvel FR; Serge Lasserre FR; Mario Giani FR; Tiemen Spits ; Gerard Benbassat FR; Frank L. Laczko, Sr. ; Y. Paul Chiang ; Karen L. Walker ; Mark E. Paley ; Brian O. Chae, Audio and video decoder circuit and system.
Bates Cary L. (Rochester MN) Cragun Brian J. (Rochester MN) Donovan Robert J. (Rochester MN) Jaaskelainen William (Oronoco MN) Ryan Jeffrey M. (Byron MN) Striemer Bryan L. (Zumbrota MN), Aural position indicating mechanism for viewable objects.
Childers Jim (Fort Bend TX) Reinecke Peter (Lockhart TX) Takahashi Yutaka (Ushiku JPX) Yamamoto Seiichi (Ibaragi JPX), Circuitry and method for performing two operating instructions during a single clock in a processing device.
Larson Michael Kerry ; McDonald Timothy James, Circuits systems and methods for managing data requests between memory subsystems operating in response to multiple address formats.
Marlton Anthony P. (Essex GBX) Fielder Dennis A. (Cambridge GBX) Halstead ; deceased Victor G. (late of Essex GBX by Susan Halstead ; administrator ) Stockill Trevor R. (Essex GBX), Computer based display system allowing mixing and windowing of graphics and video.
Walsh Bruce E. ; Herdrich John ; Smith William ; Vrabel Mark E. ; Borghesani Philip ; Hagberg Christine G. ; Champagne Karen, Computer based video system.
Gulick Dale ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system and method for transferring commands and data to a dedicated multimedia engine.
Mergard James Oliver ; Quimby Michael S. ; Wakeland Carl K., Computer system for concurrent data transferring between graphic controller and unified system memory and between CPU.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having a dedicated multimedia engine and multimedia memory having arbitration logic which grants main me.
Melo Maria L. ; Deschepper Todd ; Wilson Jeffrey T., Computer system having integrated bus bridge design with delayed transaction arbitration mechanism employed within laptop computer docked to expansion base.
Gulick Dale E. ; Lambrecht Andy ; Webb Mike ; Hewitt Larry ; Barnes Brian, Computer system having separate digital and analog system chips for improved performance.
Salbaum Helmut,DEX ; Bauer Harald,DEX ; Fruhwald Friedrich,DEX, D.M.A. controller that determines whether the mode of operation as either interrupt or D.M.A. via single control line.
Childers Jim (Fort Bend TX) Takahashi Yutaka (Ushiku JPX), Data transfer control circuit with a sequencer circuit and control subcircuits and data control method for successively.
Boyce Jill M. (Manalapan NJ) Pearlstein Larry (Newton PA), Digital video decoder for decoding digital high definition and/or digital standard definition television signals.
Watts LaVaughn F. (Houston TX) Smith Ronald L. (Houston TX) Pandya Yogendra C. (Houston TX) Wood Paul B. (Houston TX), Display system with multiple scrolling regions.
Werner Ross G. (Woodside CA) Ryherd Eric L. (Brookline NH), Drawing processor for computer graphic system using a plurality of parallel processors which each handle a group of disp.
Disanto Frank J. (North Ills NY) Krusos Denis A. (Lloyd Harbor NY) Laspina Christopher (Syosset NY), Electrophoretic display employing gray scale capability utilizing area modulation.
Alexander G. MacInnis ; Chengfuh Jeffrey Tang ; Xiaodong Xie ; James T. Patterson ; Greg A. Kranawetter, Graphics display system with color look-up table loading mechanism.
MacInnis Alexander G. ; Tang Chengfuh Jeffrey ; Xie Xiaodong ; Patterson James T. ; Kranawetter Greg A., Graphics display system with unified memory architecture.
Dye, Thomas A.; Geiger, Peter D.; Alvarez, II, Manuel J., Graphics system and method for rendering independent 2D and 3D objects using pointer based display list video refresh operations.
Michael F. Deering, Graphics system having a super-sampled sample buffer with generation of output pixels using selective adjustment of filtering for reduced artifacts.
Van Hook Timothy J. ; Cheng Howard H. ; DeLaurier Anthony P. ; Gossett Carroll P. ; Moore Robert J. ; Shepard Stephen J. ; Anderson Harold S. ; Princen John ; Doughty Jeffrey C. ; Pooley Nathan F. ; , High performance low cost video game system with coprocessor providing high speed efficient 3D graphics and digital audio signal processing.
Pfeiffer David M. (Plano TX) Stoner David T. (McKinney TX) Norsworthy John P. (Carrollton TX) Dipert Dwight D. (Richardson TX) Thompson Jay A. (Plano TX) Fontaine James A. (Plano TX) Corry Michael K., High speed image processing computer with overlapping windows-div.
Shibata Hideaki (Osaka JPX) Bannai Tatsushi (Sakai JPX), High-efficiency coding apparatus for compressing a digital video signal while controlling the coding bit rate of the com.
Lum Sanford S.,CAX ; Chen Keping,CAX ; Wong Samuel L. C.,CAX ; Bennett Dwayne R.,CAX ; Alford Michael A.,CAX, Host CPU independent video processing unit.
Borrel Paul ; Cheng Keh-Shin Fu ; Menon Jai Prakash ; Rossignac Jaroslaw Roman, Hotlinks between an annotation window and graphics window for interactive 3D graphics.
O\Connor Michael (11127 Palos Verdes Dr. Cupertino CA 95014) Nemirovsky Mario D. (5999 W. Walbrook Dr. San Jose CA 95129), Image composition method and apparatus for developing, storing and reproducing image data using absorption, reflection a.
Miyuki Enokida JP; Tadashi Yoshida ; Kunihiro Yamamoto JP, Information processing method and apparatus for displaying a list of a plurality of image data files and a list of search results.
Rhodes Kenneth E. (Portland OR) Adams Robert T. (Lake Oswego OR) Janes Sherman (Portland OR) Coelho Rohan G. F. (Hillsboro OR), Integrated graphics and video computer display system.
Fandrianto Jan ; Martin Bryan R. ; Neubauer Doug G. ; Tran Duat H. ; Cressa Matthew D. ; Soemedi Arijanto, Integrated multimedia communications processor and codec.
Crochiere Ronald Eldon (Chatham NJ) Rabiner Lawrence Richard (Berkeley Heights NJ), Interpolation-decimation circuit for increasing or decreasing digital sampling frequency.
Nachtergaele Lode J.M.,BEX ; Catthoor Francky,BEX ; Kapoor Bhanu ; Janssens Stefan,BEX, Low power video decoder system with block-based motion compensation.
Carini Richard P. (Kingston NY) Donnelly James A. (West Hurley NY) Ellis ; Jr. Joseph J. (West Hurley NY) Lanzoni Thomas P. (Kingston NY), Merged data storage panel display.
Jouppi Norman P. ; McCormack Joel J. ; Chang Chun-Fa, Method and apparatus for compositing colors of images with memory constraints for storing pixel data.
Rhodes Ken (Portland OR) Coelho Rohan (Hillsboro OR) Frank Davis (Beaverton OR) Bender Blake (Beaverton OR), Method and apparatus for displaying an image in a windowed environment.
Gough Michael L. (Ben Lomond CA) Venolia Daniel S. (Foster City CA) Gilley Thomas S. (Pleasanton CA) Robbins Greg M. (Cupertino CA) Hansen ; Jr. Daniel J. (Cupertino CA) Oswal Abhay (Fremont CA) Tam , Method and apparatus for displaying an overlay image.
Dilliplane Stephen C. ; Lavelle Gary J. ; Maino James G. ; Selvaggi Richard J. ; Tseng Jack, Method and apparatus for displaying multiple windows on a display monitor.
Allen John Lewis ; Cross Leonard W. ; Munson Bill A. ; Oztaskin Ali S. ; Traylor Roger, Method and apparatus for draining video data from a planarized video buffer.
Mills Karl Scott ; Holmes Jeffrey Michael ; Bonnelycke Mark Emil ; Owen Richard Charles Andrew, Method and apparatus for executing a raster operation in a graphics controller circuit.
Staggs Kevin P. (Glendale AZ) Clarke ; Jr. Charles J. (Phoenix AZ) Huntington James C. (Phoenix AZ), Method and apparatus for filling polygons displayed by a raster graphic system.
Kelley Michael W. (San Mateo CA) Yen Shou-Chern (Sunnyvale CA), Method and apparatus for incremental acceleration of the rendering process utilizing multiple scanline rendering devices.
Garrison John Michael ; Wilson Gale Arthur, Method and apparatus for manipulating very long lists of data displayed in a graphical user interface using a layered li.
Edward H. Frank ; Patrick J. Naughton ; James Arthur Gosling ; John C. Liu, Method and apparatus for presenting information in a display system using transparent windows.
Gough Michael L. ; MacDougald Joseph J. ; Venolia Daniel S. ; Gilley Thomas S. ; Robbins Greg M. ; Hansen ; Jr. Daniel J. ; Oswal Abhay, Method and apparatus for providing translucent images on a computer display.
Chow Paul,CAX ; Mizuyabu Carl K.,CAX ; Swan Philip L.,CAX ; Porter Allen J.C.,CAX ; Wang Chun,CAX, Method and apparatus for storing and displaying video image data in a video graphics system.
Lee William Robert ; Rumph Darryl Jonathan, Method and apparatus for synchronizing video and graphics data in a multimedia display system including a shared frame b.
Jenison Timothy P. (6237 SW. 23rd St. Topeka KS 66614), Method and apparatus utilizing look-up tables for color graphics in the digital composite video domain.
Batson James (Sunnyvale CA) Beernink Ernie (Mountain View CA) Fung David (Cupertino CA) Potel Michael (Los Altos Hills CA) Cabral Art (Mountain View CA) Clark Cary (San Jose CA), Method for building a color look-up table.
Yokota Teppei (Chiba JPX) Aramaki Junichi (Chiba JPX) Kihara Nobuyuki (Tokyo JPX), Method of recording on a recording medium employing an automatic updating of management data by monitoring the signal be.
Sporer Michael ; Kline Mark H. ; Zawojski Peter, Motion video processing circuit for capture playback and manipulation of digital motion video information on a computer.
King Sherman T. (San Francisco CA) Lee Tommy C. (Danville CA) Wang Niantsu (Milpitas CA) Chu Yen-Fah (San Jose CA) Kimura Scott A. (San Jose CA) Hwang Guorjuh T. (Milpitas CA), Multimedia overlay system for graphics and video.
Foster, Eric M.; Franklin, Dennis E.; Lam, Wai Man; Losinger, Raymond E.; Ngai, Chuck H., Processing errors in MPEG data as it is sent to a fixed storage device.
Cottle Temple D. ; Spits Tiemen T., Programmable interrupt controller with interrupt set/reset register and dynamically alterable interrupt mask for a single interrupt processor.
Ogrinc Michael A. (San Francisco CA) Card Robert A. (Palo Alto CA) Burns Chris R. (Mountain View CA) Clarke Charles P. (Los Altos CA) Collier Ronda L. (Scotts Valley CA) Collins Kevin M. (San Mateo C, Real time video image processing system.
Slattery William ; Gratacap Regis, Remultipelxer cache architecture and memory organization for storing video program bearing transport packets and descriptors.
Clark Gordon R. ; Myers George H. ; Gagliardi Louis R. ; Tavallaei Siamak, Server controller configured to snoop and receive a duplicative copy of display data presented to a video controller.
Anderson ; Jr. Bruce J. ; Lamont Nadine ; Drasner Sharyn L. ; Greenberg Arthur L., Set top terminal for an interactive information distribution system.
Thomas McGee ; Nevenka Dimitrova ; Jan Herman Elenbaas, Significant scene detection and frame filtering for a visual indexing system using dynamic thresholds.
Fielder Dennis (Linton GBX) Derbyshire James (Willingham GBX) Gillingham Peter (Kanata CAX) Torrance Randy (Ottawa CAX) O\Connell Cormac (Kanata CAX), Single chip frame buffer and graphics accelerator.
Crinon Regis J. ; Sezan Muhammed Ibrahim, Sprite-based video coding system with automatic segmentation integrated into coding and sprite building processes.
Ke Ligang ; Lutz Juergen M., System and method for utilizing a two-dimensional adaptive filter for reducing flicker in interlaced television images converted from non-interlaced computer graphics data.
Baker Richard T. ; Pipho Randall E., System for controlling data packet transfers by associating plurality of data packet transfer control instructions in packet control list including plurality of related logical functions.
Priem Curtis ; Rosenthal David S. H., System for providing fast transfers to input/output device by assuring commands from only one application program reside in FIFO.
Volk Patrick Michael (Kirkland WA) Robin Michael Breed (Redmond WA) Thorne ; III Edwin (Seattle WA) Kapell JoGene (Bellevue WA), Systems and methods for a customizable sprite-based graphical user interface.
Chung Moo-Taek,KRX ; Childers Jim ; Miyaguchi Hiroshi,JPX ; Becker Manfred,DEX, Timing and control circuit and method for a synchronous vector processor.
Washington Emanuel ; Perkins Mike ; Johnson Brian ; How Stephen ; Daines Nolan ; Ayers Tom ; Vertrees Keith, Transport stream decoder/demultiplexer for hierarchically organized audio-video streams.
Timothy J. Van Hook ; Howard H. Cheng ; Anthony P. DeLaurier ; Carroll P. Gossett ; Robert J. Moore ; Stephen J. Shepard ; Harold S. Anderson ; John Princen ; Jeffrey C. Doughty ; Nathan F. , Video game system and coprocessor for video game system.
Reinert Christopher L. (Plano TX) Sharma Sudhir (Plano TX) Nally Robert M. (Plano TX) Schafer John C. (Wylie TX), Video processing apparatus systems and methods.
Abe Keiko,JPX ; Yanase Koji,JPX, Video signal processing device that facilitates editing by producing control information from detected video signal information.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.