$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Vector register file

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-015/80
  • G06F-009/30
  • G06F-009/34
출원번호 US-0572886 (2012-08-13)
등록번호 US-9582466 (2017-02-28)
발명자 / 주소
  • Fleischer, Bruce M.
  • Fox, Thomas W.
  • Jacobson, Hans M.
  • Nair, Ravi
출원인 / 주소
  • INTERNATIONAL BUSINESS MACHINES CORPORATION
대리인 / 주소
    Cantor Colburn LLP
인용정보 피인용 횟수 : 0  인용 특허 : 43

초록

An aspect includes accessing a vector register in a vector register file. The vector register file includes a plurality of vector registers and each vector register includes a plurality of elements. A read command is received at a read port of the vector register file. The read command specifies a v

대표청구항

1. A system for accessing a vector register in a vector register file, the system comprising: the vector register file comprising a plurality of vector registers and each vector register comprising a plurality of elements; andthe vector register file configured to perform a method comprising: receiv

이 특허에 인용된 특허 (43)

  1. Cutler David N. (Bellevue WA) Orbits David A. (Redmond WA) Bhandarkar Dileep (Shrewsbury MA) Cardoza Wayne (Merrimack NH) Witek Richard T. (Littleton MA), Apparatus and method for recovering from missing page faults in vector data processing operations.
  2. Gostin Gary B. ; Barr Matthew F. ; McGuffey Ruth A. ; Roan Russell L., Apparatus, systems and method for improving memory bandwidth utilization in vector processing systems.
  3. Sandorfi,Miklos, Central processing unit.
  4. Clark, Lawrence T.; Patterson, Dan W., Circuits and methods for processors with multiple redundancy techniques for mitigating radiation errors.
  5. Arya Siamak, Conditional vector processing.
  6. Fleck Rod G. ; Mattela Venkat ; Chesters Eric ; Afsar Muhammad, Data processing device with loop pipeline.
  7. Morton Steven G., Digital signal processor containing scalar processor and a plurality of vector processors operating from a single instruction.
  8. Mimar, Tibet, Efficient handling of vector high-level language conditional constructs in a SIMD processor.
  9. Papworth David B. ; Hinton Glenn J. ; Fetterman Michael A. ; Colwell Robert P. ; Glew Andrew F., Exception handling in a processor that performs speculative out-of-order instruction execution.
  10. Raikin, Shlomo; Valentine, Robert, Gather cache architecture.
  11. Ferren, Bran; Hillis, W. Daniel; Mangione-Smith, William Henry; Myhrvold, Nathan P.; Tegreene, Clarence T; Wood, Jr., Lowell L., Hardware-error tolerant computing.
  12. Ferren,Bran; Hillis,W. Daniel; Mangione Smith,William Henry; Myhrvold,Nathan P.; Tegreene,Clarence T.; Wood, Jr.,Lowell L., Hardware-error tolerant computing.
  13. Mukherjee,Shubhendu S.; Reinhardt,Steven K.; Emer,Joel S., Incremental checkpointing in a multi-threaded architecture.
  14. Fujii Hiroaki (Kokubunji CA JPX) Hamanaka Naoki (Palo Alto CA) Tanaka Teruo (Hachoiji JPX) Inagami Yasuhiro (Kodaira JPX) Tamaki Yoshiko (Kodaira JPX), Information processing apparatus having a register file used interchangeably both as scalar registers of register window.
  15. Ichimura Katsuhiko,JPX ; Nakata Takeshi,JPX ; Fukutome Goro,JPX, Information processing device and method for sequence control and data processing.
  16. Haigh Stephen G. (Redwood City CA) Baji Toru (Burlingame CA), Instruction preprocessor for conditionally combining short memory instructions into virtual long instructions.
  17. Scheuerlein, Roy E., Integrated circuit incorporating dual organization memory array.
  18. Thayer John S. ; Favor John G. ; Weber Frederick D., Load and store instructions which perform unpacking and packing of data bits in separate vector and integer cache storage.
  19. Luick, David Arnold; Mejdrich, Eric Oliver; Muff, Adam James, Load misaligned vector with permute and mask insert.
  20. Liao, Yu-Chung C.; Sandon, Peter A.; Cheng, Howard; Van Hook, Timothy J., Method and apparatus for obtaining a scalar value directly from a vector register.
  21. O'Connor, James Michael; Tremblay, Marc, Method frame storage using multiple memory circuits.
  22. Thomas L. Drabenstott ; Gerald G. Pechanek ; Edwin F. Barry ; Charles W. Kurak, Jr., Methods and apparatus to support conditional execution in a VLIW-based array processor with subword execution.
  23. Anderson, Timothy D.; Hoyle, David; Steiss, Donald E.; Krueger, Steven D., Microprocessor with non-aligned memory access.
  24. Gschwind, Michael K.; Olsson, Brett, Multi-addressable register file.
  25. Cho Seongrai ; Park Heonchul ; Song Seungyoon Peter, Multifunction data aligner in wide data width processor.
  26. Clery ; III William B., Multiple thread multiple data predictive coded parallel processing system and method.
  27. Dorojevets,Mikhail; Ogura,Eiji, Parallel vector processing.
  28. Reinhardt,Steven K.; Mukherjee,Shubhendu S.; Emer,Joel S., Periodic checkpointing in a redundantly multi-threaded architecture.
  29. Gschwind, Michael Karl; Hofstee, Harm Peter; Hopkins, Martin Edward, SIMD datapath coupled to scalar/vector/address/conditional data register file with selective subpath scalar processing mode.
  30. Brodnax Timothy B. (Austin TX) Bialas ; Jr. John S. (Bealeton VA) King Steven A. (Herndon VA) LeBlanc Johnny J. (Austin TX) Rickard Dale A. (Manassas VA) Spencer Clark J. (Praha CSX) Stanley Daniel L, Shadow register file for instruction rollback.
  31. Gower,Kevin C.; Kellogg,Mark W.; Maule,Warren E.; Smith, III,Thomas B.; Tremaine,Robert B., System, method and storage medium for providing data caching and data compression in a memory subsystem.
  32. Tremaine, Robert B., Systems and methods for providing data modification operations in memory subsystems.
  33. Gower, Kevin C.; Maule, Warren E.; Tremaine, Robert B., Systems and methods for providing distributed technology independent memory controllers.
  34. Zumkehr, John F.; Abouelnaga, Amir A., Systems and methods for use in reduced instruction set computer processors for retrying execution of instructions resulting in errors.
  35. Sandon, Peter A.; West, R. Michael P., Two dimensional addressing of a matrix-vector register array.
  36. Green Thomas S., Using three-dimensional storage to make variable-length instructions appear uniform in two dimensions.
  37. Hui, Ronald Chi-Chun, Vector processing with high execution throughput.
  38. Beard Douglas R. (Eleva WI) Phelps Andrew E. (Eau Claire WI) Woodmansee Michael A. (Eau Claire WI) Blewett Richard G. (Altoona WI) Lohman Jeffrey A. (Eau Claire WI) Silbey Alexander A. (Eau Claire WI, Vector processor having registers for control by vector resisters.
  39. Kashiyama Masamori (Hadano JPX) Ishii Koichi (Hadano JPX) Kawabe Shun (Machida JPX) Usami Masami (Ome JPX), Vector processor performing data operations in one half of a total time period of write operation and the read operation.
  40. Elwood Matthew Paul ; Hinds Christopher Neal, Vector register addressing.
  41. Glossner, III,Clair John; Hokenek,Erdem; Meltzer,David; Moudgill,Mayan, Vector register file with arbitrary vector addressing.
  42. Fossum Tryggve (Northboro MA) Manley Dwight P. (Holliston MA) McKeen Francis X. (Westboro MA) Tehranian Michael M. (Boxboro MA), Vector register system for executing plural read/write commands concurrently and independently routing data to plural re.
  43. Oberlin Steven M. ; Fromm Eric C. ; Passint Randal S., Virtual to logical to physical address translation for distributed memory massively parallel processing systems.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트