A wafer carrier includes a base having a cavity provided at the center of the base and an outer sidewall extending along and away from an edge of the base to define the cavity. The cavity is configured to be filled with an adhesive layer. The wafer carrier is configured to be bonded to a wafer with
A wafer carrier includes a base having a cavity provided at the center of the base and an outer sidewall extending along and away from an edge of the base to define the cavity. The cavity is configured to be filled with an adhesive layer. The wafer carrier is configured to be bonded to a wafer with an adhesive layer in the cavity of base such that the outer sidewall faces and is in contact with an edge of the wafer and the cavity faces a center of the wafer.
대표청구항▼
1. A wafer carrier comprising: a base;an outer sidewall extending along and away from an edge of the base, the outer sidewall including an upper end;a cavity defined by the base and the outer sidewall and configured to be filled with an adhesive layer, the cavity being provided at a center of the ba
1. A wafer carrier comprising: a base;an outer sidewall extending along and away from an edge of the base, the outer sidewall including an upper end;a cavity defined by the base and the outer sidewall and configured to be filled with an adhesive layer, the cavity being provided at a center of the base; andat least one inner wall extending outwardly from the base, the at least one inner wall including an upper end,wherein the wafer carrier is configured to be bonded to a wafer with the adhesive layer in the cavity such that the outer sidewall faces and is in contact with an edge of the wafer and the cavity faces a center of the wafer,wherein the outer sidewall includes at least one outer groove that is formed on the edge of the base and extends to the upper end of the outer sidewall, wherein the at least one outer groove provides an open path from the cavity to outside of the wafer carrier when the wafer carrier is bonded to the wafer,wherein the at least one inner wall comprises a plurality of inner walls,wherein the plurality of inner walls comprise at least one first inner wall comprising an end that contacts the outer sidewall,wherein the at least one inner wall divides the cavity into a plurality of inner regions, and wherein the at least one first inner wall includes at least one inner groove that extends to an upper end of the at least one first inner wall and that provides an open path between the plurality of inner regions. 2. The wafer carrier of claim 1, wherein the at least one inner wall has a height that is substantially equivalent to a height of the outer sidewall. 3. The wafer carrier of claim 1, further comprising an insulating coating layer covering an inner surface of the cavity. 4. The wafer carrier of claim 1, wherein the outer sidewall has an inner side surface that is at an oblique angle to a top surface of the base from which the outer sidewall extends. 5. The wafer carrier of claim 1, wherein the plurality of inner walls form a grid-shaped pattern. 6. The wafer carrier of claim 5, wherein the plurality of inner walls comprises at least one second inner wall that is disposed between a pair of the outer grooves that are opposite to each other, wherein the at least one first inner wall is parallel to the second inner wall and offset from the pair of the outer grooves, and wherein an end of the second inner wall is spaced apart from the outer grooves. 7. The wafer carrier of claim 6, wherein the pair of the outer grooves comprise first and second diametrically opposed grooves, wherein the second inner wall comprises first and second opposite ends with the first end being spaced apart from the first groove and the second end being spaced apart from the second groove, and wherein the first inner wall comprises first and second opposite ends with each of the first and second ends contacting the outer sidewall. 8. The wafer carrier of claim 1, wherein the at least one inner wall has a height that is smaller than a height of the outer sidewall. 9. A wafer carrier configured to be bonded to a wafer by an adhesive layer, wherein the wafer carrier comprises: a base;an outer dam having a height and extending along an outer boundary of the base, the outer dam including at least one outer groove extending the entire height of the outer dam;a cavity defined by the base and the outer dam, wherein the outer dam is configured to face and contact an edge of the wafer such that the at least one outer groove provides an open path from the cavity to outside the wafer carrier when the wafer carrier is bonded to the wafer; andan inner dam provided in the cavity,wherein the inner dam comprises a plurality of inner walls,wherein the plurality of inner walls comprise at least one first inner wall comprising an end that contacts the outer dam,wherein the plurality of inner walls divide the cavity into a plurality of inner regions, and wherein the at least one first inner wall includes at least one inner groove extending an entire height of the at least one first inner wall and that provides an open path between the plurality of inner regions. 10. The wafer carrier of claim 9, wherein the inner dam has a height that is substantially equivalent to or smaller than the height of the outer dam. 11. The wafer carrier of claim 9, wherein the at least one outer groove is configured to release adhesive from the adhesive layer when the wafer carrier is bonded to the wafer. 12. A wafer carrier comprising: a body including a base and an outer wall having a height and extending outwardly away from an edge of the base, the base and the outer wall defining a cavity in the body, the outer wall including a plurality of gaps defined therein, a respective gap extending the entire height of the outer wall,wherein the wafer carrier is configured to be bonded to a wafer by an adhesive layer filling the cavity such that, when the wafer carrier is bonded to the wafer, the outer wall of the wafer carrier contacts the wafer and the gaps of the outer wall define a flow path for adhesive from the adhesive layer to flow from the cavity to outside the wafer carrier,wherein the body further comprises a plurality of inner walls each having a height and extending outwardly from the base and disposed in the cavity, the inner walls forming a grid-shaped pattern,wherein at least some of the plurality of inner walls have a gap defined therein, the gap extending the entire height of the inner wall,wherein the plurality of inner walls comprises at least one first inner wall comprising an end that contacts the outer wall,wherein the at least one first inner wall divides the cavity into a plurality of inner regions, and wherein the at least one first inner wall includes at least one gap extending the entire height of the at least one first inner wall and that provides an open flow path between the plurality of inner regions. 13. The wafer carrier of claim 12, wherein the height of each of the inner walls is substantially equal to or smaller than the height of the outer wall.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (6)
Haensch, Wilfried; Yu, Roy R., 4D device process and structure.
Andric, Anthony; Eyman, Lewis M., Removable heat transfer apparatus for a pin grid array (PGA) device, and associated installation and removal methods.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.