A III-N enhancement-mode transistor includes a III-N structure including a conductive channel, source and drain contacts, and a gate electrode between the source and drain contacts. An insulator layer is over the III-N structure, with a recess formed through the insulator layer in a gate region of t
A III-N enhancement-mode transistor includes a III-N structure including a conductive channel, source and drain contacts, and a gate electrode between the source and drain contacts. An insulator layer is over the III-N structure, with a recess formed through the insulator layer in a gate region of the transistor, with the gate electrode at least partially in the recess. The transistor further includes a field plate having a portion between the gate electrode and the drain contact, the field plate being electrically connected to the source contact. The gate electrode includes an extending portion that is outside the recess and extends towards the drain contact. The separation between the conductive channel and the extending portion of the gate electrode is greater than the separation between the conductive channel and the portion of the field plate that is between the gate electrode and the drain contact.
대표청구항▼
1. An enhancement-mode transistor, comprising: a III-N structure including a conductive channel therein;a source contact and a drain contact, the source and drain contacts electrically contacting the conductive channel;a gate electrode positioned between the source and drain contacts;an insulator la
1. An enhancement-mode transistor, comprising: a III-N structure including a conductive channel therein;a source contact and a drain contact, the source and drain contacts electrically contacting the conductive channel;a gate electrode positioned between the source and drain contacts;an insulator layer over the III-N structure, wherein a first recess is formed through the insulator layer in a gate region of the III-N enhancement-mode transistor, the first recess comprising a first bottom surface, and wherein the gate electrode is at least partially in the first recess;an electrode defining layer having a thickness, the electrode defining layer being over the insulator layer, wherein a second recess is formed through a portion of the electrode defining layer, the second recess comprising a second bottom surface, wherein the first bottom surface of the first recess has a first edge and a second edge, the first edge being between the source contact and the second edge, and wherein the second bottom surface of the second recess has a third edge and a fourth edge, the third edge being between the source contact and the fourth edge; anda field plate having a portion that is in the second recess, the field plate being electrically connected to the source contact, wherein the third edge of the second bottom surface is between the second edge of the first bottom surface and the drain contact. 2. The transistor of claim 1, wherein the second recess extends through the entire thickness of the electrode defining layer. 3. The transistor of claim 1, wherein the electrode defining layer is at least partially over the gate electrode. 4. The transistor of claim 1, further comprising a gate insulator layer in the first recess between the gate electrode and the III-N structure. 5. The transistor of claim 4, wherein a portion of the gate insulator layer is over the insulator layer, and the gate electrode extends over the portion of the gate insulator layer. 6. The transistor of claim 1, further comprising an etch stop layer between the insulator layer and the electrode defining layer. 7. The transistor of claim 6, wherein the etch stop layer is at least partially over the gate electrode. 8. The transistor of claim 6, wherein the second recess extends through the etch stop layer. 9. The transistor of claim 8, wherein the field plate contacts the insulator layer in the second recess. 10. The transistor of claim 8, wherein the field plate contacts an upper surface of the insulator layer in the second recess. 11. The transistor of claim 1, wherein the first recess extends into the III-N structure. 12. The transistor of claim 1, wherein a width of the second recess at the top of the second recess is greater than a width of the second recess at the bottom of the second recess. 13. A method of forming an enhancement-mode transistor, comprising: providing a III-N structure including a conductive channel therein;forming a source contact and a drain contact, the source and drain contacts electrically contacting the conductive channel;forming a gate electrode between the source and drain contacts;providing an insulator layer over the III-N structure;forming a first recess through the insulator layer in a gate region of the III-N enhancement-mode transistor, the first recess comprising a first bottom surface, wherein the gate electrode is formed at least partially in the first recess;forming an electrode defining layer having a thickness, the electrode defining layer being over the insulator layer;forming a second recess through a portion of the electrode defining layer, the second recess comprising a second bottom surface; whereinthe first bottom surface of the first recess has a first edge and a second edge, the first edge being between the source contact and the second edge;the second bottom surface of the second recess has a third edge and a fourth edge, the third edge being between the source contact and the fourth edge; andforming a field plate having a portion that is in the second recess, the field plate being electrically connected to the source contact, wherein the third edge of the second bottom surface is between the second edge of the first bottom surface and the drain contact. 14. The method of claim 13, wherein the second recess extends through the entire thickness of the electrode defining layer. 15. The method of claim 13, wherein the electrode defining layer is formed at least partially over the gate electrode. 16. The method of claim 13, further comprising forming a gate insulator layer in the first recess between the gate electrode and the III-N structure. 17. The method of claim 16, wherein a portion of the gate insulator layer is formed over the insulator layer, and the gate electrode extends over the portion of the gate insulator layer. 18. The method of claim 13, wherein the field plate contacts the insulator layer in the second recess. 19. The method of claim 13, wherein the first recess extends into the III-N structure. 20. An enhancement-mode transistor, comprising: a III-N structure including a conductive channel therein;a source contact and a drain contact, the source and drain contacts electrically contacting the conductive channel;a gate electrode positioned between the source and drain contacts;an insulator layer over the III-N structure, wherein a first recess is formed through the insulator layer in a gate region of the III-N enhancement-mode transistor, the first recess comprising a first bottom surface, and wherein the gate electrode is at least partially in the first recess; andan electrode defining layer having a thickness, the electrode defining layer being over the insulator layer, wherein a second recess is formed through a portion of the electrode defining layer, the second recess extending through the entire thickness of the electrode defining layer and comprising a second bottom surface;wherein the first bottom surface of the first recess has a first edge and a second edge, the first edge being between the source contact and the second edge;wherein the second bottom surface of the second recess has a third edge and a fourth edge, the third edge being between the source contact and the fourth edge;wherein the source contact includes a field plate having a portion that is in the second recess; andwherein the third edge of the second bottom surface is between the second edge of the first bottom surface and the drain contact. 21. The transistor of claim 20, further comprising a gate insulator layer in the first recess between the gate electrode and the III-N structure. 22. The transistor of claim 21, wherein a portion of the gate insulator layer is over the insulator layer, and the gate electrode extends over the portion of the gate insulator layer. 23. The transistor of claim 22, wherein the field plate contacts an upper surface of the insulator layer in the second recess. 24. A method of forming an enhancement-mode transistor, comprising: providing a III-N structure including a conductive channel therein;forming a source contact and a drain contact, the source and drain contacts electrically contacting the conductive channel;forming a gate electrode between the source and drain contacts;providing an insulator layer over the structure;forming a first recess through the insulator layer in a gate region of the III-N enhancement-mode transistor, the first recess comprising a first bottom surface, wherein the gate electrode is formed at least partially in the first recess;forming an electrode defining layer having a thickness, the electrode defining layer being over the insulator layer; andforming a second recess through a portion of the electrode defining layer, the second recess extending through the entire thickness of the electrode defining layer and comprising a second bottom surface;wherein the first bottom surface of the first recess has a first edge and a second edge, the first edge being between the source contact and the fourth edge;wherein the second bottom surface of the second recess has a third edge and a fourth edge, the third edge being between the source contact and the fourth edge; andwherein the source contact includes a field plate having a portion that is in the second recess; andwherein the third edge of the second bottom surface is between the second edge of the first bottom surface and the drain contact. 25. The method of claim 24, further comprising forming a gate insulator layer in the first recess between the gate electrode and the III-N structure. 26. The method of claim 25, wherein a portion of the gate insulator layer is over the insulator layer, and the gate electrode extends over the portion of the gate insulator layer. 27. The method of claim 26, wherein the field plate contacts an upper surface of the insulator layer in the second recess.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (183)
Saxler, Adam William, Aluminum free group III-nitride based high electron mobility transistors.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Flynn, Jeffrey S.; Brandes, George R., Doped group III-V nitride materials, and microelectronic devices and device precursor structures comprising same.
Iafrate Gerald J. (Toms River NJ) Poli Louis C. (Hazlet NJ) Aucoin Thomas (Ocean NJ) Heath Linda S. (W. Long Beach NJ), Dual channel high electron mobility field effect transistor.
Jelloian Linda (Northridge CA) Matloubian Mehran (Encino CA) Nguyen Loi D. (Thousand Oaks CA) Schmitz Adele (Newbury Park CA), Fabrication process for AlxIn1-xAs/GayIn1-yAs power HFET ohmic c.
Mizuta Masashi,JPX ; Kuzuhara Masaaki,JPX ; Nashimoto Yasunobu,JPX ; Asano Kazunori,JPX ; Miyoshi Yosuke,JPX ; Mochizuki Yasunori,JPX, Fet having non-overlapping field control electrode between gate and drain.
Johnson,Jerry W.; Therrien,Robert J.; Vescan,Andrei; Brown,Jeffrey D., Gallium nitride material devices including an electrode-defining layer and methods of forming the same.
Yu, Edward T.; Asbeck, Peter M.; Lau, Silvanus S.; Dang, Xiaozhong, Gallium nitride-based HFET and a method for fabricating a gallium nitride-based HFET.
Smith,Richard Peter; Sheppard,Scott T.; Saxler,Adam William; Wu,Yifeng, Group III nitride field effect transistors (FETS) capable of withstanding high temperature reverse bias test conditions.
Green, Bruce M.; Hartin, Olin L.; Klingbeil, Lawrence S.; Lan, Ellen Y.; Li, Hsin-Hua P.; Weitzel, Charles E., Method for forming a microwave field effect transistor with high operating voltage.
Chan Lap (Singapore SGX) Zhou Met S. (Singapore SGX), Method for forming residue free patterned conductor layers upon high step height integrated circuit substrates using ref.
Keller, Stacia; Mishra, Umesh Kumar; Fichtenbaum, Nicholas A., Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AIN and their alloys by metal organic chemical vapor deposition.
Keller, Stacia; Mishra, Umesh K.; Fichtenbaum, Nicholas A., Method for heteroepitaxial growth of high-quality N-face gallium nitride, indium nitride, and aluminum nitride and their alloys by metal organic chemical vapor deposition.
Smith, Richard Peter, Methods of fabricating aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Robinson,Kevin L.; Witkowski,Larry; Kao,Ming Yih, Multi-layer structure for use in the fabrication of integrated circuit devices and methods for fabrication of same.
Mishra, Umesh K.; Pei, Yi; Rajan, Siddharth; Wong, Man Hoi, N-face high electron mobility transistors with low buffer leakage and low parasitic resistance.
Saxler, Adam William; Smith, Richard Peter; Sheppard, Scott T., Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses.
Sheppard,Scott T.; Smith,Richard Peter; Ring,Zoltan, Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof.
Yamada, Atsushi, Semiconductor device including gate electrode provided over active region in P-type nitride semiconductor layer and method of manufacturing the same, and power supply apparatus.
Ando, Yuji; Okamoto, Yasuhiro; Ota, Kazuki; Inoue, Takashi; Nakayama, Tatsuo; Miyamoto, Hironobu, Semiconductor device using a group III nitride-based semiconductor.
Ryu, Sei-Hyung, Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.