$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Programmable device using fixed and configurable logic to implement recursive trees

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-007/483
  • G06F-009/30
출원번호 US-0941847 (2013-07-15)
등록번호 US-9600278 (2017-03-21)
발명자 / 주소
  • Langhammer, Martin
출원인 / 주소
  • Altera Corporation
인용정보 피인용 횟수 : 1  인용 특허 : 328

초록

A specialized processing block on a programmable integrated circuit device includes a first floating-point arithmetic operator stage, and a floating-point adder stage having at least one floating-point binary adder. Configurable interconnect within the specialized processing block routes signals int

대표청구항

1. First, second, and third specialized processing blocks on a programmable integrated circuit device, each of said first, second and third specialized processing blocks comprising: a floating-point arithmetic operator stage;a floating-point adder stage comprising at least one floating-point binary

이 특허에 인용된 특허 (328)

  1. Hogenauer, Eugene B., Adaptive computing engine with dataflow graph based sequencing in reconfigurable mini-matrices of composite functional blocks.
  2. Master, Paul L.; Hogenauer, Eugene; Scheuermann, Walter James, Adaptive integrated circuitry with heterogeneous and reconfigurable matrices of diverse and adaptive computational units having fixed, application specific computational elements.
  3. Langhammer, Martin; Nguyen, Triet M.; Lin, Yi-Wen, Adder-rounder circuitry for specialized processing block in programmable logic device.
  4. Driker, Alexander; Duroiu, Cristian, Apparatus and method for adjusting exponents of floating point numbers.
  5. Jekel Richard N. (La Mesa CA), Apparatus and method for combining analog and digital automatic gain control in receivers with digital signal processing.
  6. De Lange Willem, Apparatus and method for programmable delays using a boundary-scan chain.
  7. Cho, Won-kyoung; Kim, Jung-wook; Park, In-cheol; Lee, Eul-hwan; Kang, Hyeong-ju, Apparatus and method of multiplication using a plurality of identical partial multiplication modules.
  8. Guttag Karl M. ; Read Christopher J., Apparatus and system for sum of plural absolute differences.
  9. Ogawara Hideki (Kawasaki JPX) Furukawa Hiroshi (Kawasaki JPX), Apparatus having a plurality of programmable logic processing units for self-repair.
  10. Doddington George D. (McLean VA) Pawate Basavaraj (Dallas TX) Mahant-Shetti Shivaling (Richardson TX) Smith Derek (Lafayette LA), Apparatus, system and methods for distributed signal processing.
  11. Pawate Basavaraj (Dallas TX) Doddington George (McLean VA) Mahant-Shetti Shivaling S. (Richardson TX) Smith Derek (Lafayette LA), Apparatus, systems and methods for implementing memory embedded search arithmetic logic unit.
  12. Agarwala Manisha (Dallas TX), Application specific exclusive of based logic module architecture for FPGAs.
  13. Simkins, James M.; Young, Steven P.; Wong, Jennifer; New, Bernard J.; Ching, Alvin Y., Applications of cascading DSP slices.
  14. Rajski Janusz ; Tyszer Jerzy,PLX, Arithmetic built-in self test of multiple scan-based integrated circuits.
  15. Rajski, Janusz; Tyszer, Jerzy, Arithmetic built-in self-test of multiple scan-based integrated circuits.
  16. Perner Frederick A., Arithmetic cell for field programmable devices.
  17. Rarick,Leonard Dennis; Inaganti,Murali Krishna; Chaudhry,Shailender; Caprioli,Paul, Arithmetic early bypass.
  18. Balmer Keith (Bedford GB2) Ing-Simmons Nicholas (Huntingdon GB2) Guttag Karl M. (Missouri City TX) Gove Robert J. (Plano TX) Golston Jeremiah E. (Sugar Land TX) Read Christopher J. (Houston TX) Polan, Arithmetic logic unit having plural independent sections and register storing resultant indicator bit from every section.
  19. Guttag Karl M. ; Balmer Keith,GB2, Arithmetic logic unit with conditional register source selection.
  20. Ferroussat,Sebastien, Arithmetic unit.
  21. Van Bavel Nicholas R. (Austin TX) Scott Jeffrey W. (Austin TX) Krone Andrew W. (Austin TX), Arithmetic-free digital interpolation filter architecture.
  22. Uramoto Shinichi (Hyogo JPX) Ishihara Kazuya (Hyogo JPX), Arithmetical unit including accumulating operation.
  23. Lewis James M., Boolean digital multiplier.
  24. Kohn Leslie D. (San Jose CA), Bus apparatus having hold registers for parallel processing in a microprocessor.
  25. Rothman Daniel J. ; Chiang David, Carry chain circuit with flexible carry function for implementing arithmetic and logical functions.
  26. Denman ; Jr. Marvin A. (Austin TX) Young John M. (Austin TX) Alsup Mitch K. (Dripping Springs TX), Circuit and method for accumulating partial products of a single, double or mixed precision multiplication.
  27. Yu, Robert K.; Padmanabhan, Satish; Srivatsa, Chakra R.; Shah, Shailesh I., Circuit and method for multiplying and accumulating the sum of two products in a single cycle.
  28. Williams Tim A. (Austin TX), Circuit for adding and/or subtracting numbers in logarithmic representation.
  29. Walke, Richard, Circuit for and method of providing a floating-point adder.
  30. Reddy Srinivas T. ; Zaveri Ketan ; Lane Christopher F. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B. ; Mejia Manuel ; Cliff Richard G., Circuitry and methods for internal interconnection of programmable logic devices.
  31. Langhammer,Martin; Prasad,Nitin, Circuitry for arithmetically accumulating a succession of arithmetic values.
  32. LeBlanc Marcel A., Circuitry for emulating asynchronous register loading functions.
  33. Simon Knowles GB, Circuitry for performing operations on binary numbers.
  34. Wern-Yan Koe, Combinational test pattern generation method and apparatus.
  35. White Stanley A. (San Clemente CA), Combined decimation/interpolation filter for ADC and DAC.
  36. Gomola John W. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Jones F. David (Pittsburgh PA) Wallace Frank E. (Irwin PA) Marano Ross T. (Murrysville PA), Combined file and directory system for a process control digital computer system.
  37. Mauer, Volker, Combined interpolation and decimation filter for programmable logic device.
  38. Phillips William C. ; Pascale Michael V. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Weigand Benjamin F. ; Dirndorfer Walter M. ; Prill Robert S. ; Siegel Arnold B. ; Nogay Richard H., Common receive module for a programmable digital radio.
  39. Sharrit Paul ; Campini Edoardo ; Cornils Curtis L., Communicator having reconfigurable resources.
  40. Wedgwood Janet E. (Bethpage NY) Petrsoric John F. (New Hyde Park NY), Complex adaptive fir filter.
  41. Kaviani Alireza S.,CAXITX M5R 2R5 ; Brown Steven D.,CAXITX M4R 2A3, Computational field programmable architecture.
  42. Dockser Kenneth A., Computer-implemented multiplication with shifting of pattern-product partials.
  43. Asghar Safdar M., Computing apparatus configured for partitioned processing.
  44. Dick Christopher H., Computing multidimensional DFTs in FPGA.
  45. Brian C. Faith ; Thomas Oelsner GB; Gary N. Lai, Configurable computational unit embedded in a programmable device.
  46. Freeman ; deceased Ross H. (late of San Jose CA by Dennis Hersey ; executor), Configurable electrical circuit having configurable logic elements and configurable interconnects.
  47. Young Steven P. ; New Bernard J. ; Camilleri Nicolas John ; Bauer Trevor J. ; Bapat Shekhar ; Chaudhary Kamal ; Krishnamurthy Sridhar, Configurable logic element with fast feedback paths.
  48. Ramamurthy Srinivas ; Berger Neal ; Fahey ; Jr. James,FRX ; Gongwer Geoffrey S. ; Saiki William J. ; Tam Eugene Jinglun, Configuration control in a programmable logic device using non-volatile elements.
  49. Langhammer, Martin, Configuring floating point operations in a programmable logic device.
  50. Francis B. Heile, Content addressable memory encoded outputs.
  51. DeHon Andre ; Bolotski Michael ; Knight ; Jr. Thomas F., DPGA-coupled microprocessors.
  52. Weng Chia-Shiann (Austin TX) Kuenast Walter U. (Austin TX) Anderson Donald C. (Austin TX) Curtis Peter C. (Austin TX) Greene Richard L. (Austin TX), DSP co-processor for use on an integrated circuit that performs multiple communication tasks.
  53. Langhammer, Martin, DSP processor architecture with write datapath word conditioning and analysis.
  54. Aldrich, Bradley C.; Kolagotla, Ravi, DSP unit for multi-level global accumulation.
  55. Okamoto Toshiya (Souraku-gun JPX), Data driven type digital filter unit and data driven type information processor including the same.
  56. Kim, Hong-Kyu; Kim, Yong-Chun, Data processing apparatus and method for performing different word-length arithmetic operations.
  57. Lutz, David Raymond; Hinds, Christopher Neal, Data processing apparatus and method for performing floating point multiplication.
  58. Bearden David R. (Austin TX) Vargas Raymond L. (Austin TX), Data processor a method and apparatus for performing postnormalization in a floating-point execution unit.
  59. Arakawa Fumio,JPX ; Nakagawa Norio,JPX ; Yamada Tetsuya,JPX ; Totsuka Yonetaro,JPX, Data processor and data processing system.
  60. Ehlig Peter N. (Houston TX) Boutaud Frederic (Roquefort les Pins FRX) Hollander James F. (Dallas TX), Data processor with sets of two registers where both registers receive identical information and when context changes in.
  61. Bernard J. New, Dedicated function fabric for use in field programmable gate arrays.
  62. Taborn Michael Preston (Austin TX) Burchfiel Steven Michael (Austin TX) Matheny David Terrence (Austin TX), Denormalization system and method of operation.
  63. Langhammer, Martin; Starr, Gregory; Hwang, Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
  64. Langhammer, Martin; Starr, Gregory; Hwang, Chiao Kai, Devices and methods with programmable logic and digital signal processing regions.
  65. Sutherland Jim (Sunnyvale CA) Popli Sanjay (Sunnyvale CA) Alturi Venkata (Sunnyvale CA) Furtek Frederick (Menlo Park CA), Diagonal wiring between abutting logic cells in a configurable logic array.
  66. Gomola John W. (Pittsburgh PA) Giras Theodore C. (Pittsburgh PA) Wood William G. (Pittsburgh PA) Putman Richard E. (Pittsburgh PA) Gilbreath Rodney E. (Pittsburgh PA) Deliyannides John S. (Wilmington, Digital computer monitored and/or operated system or process which is structured for operation with an improved automati.
  67. Conners John P. (Fond du Lac WI), Digital computer structure providing arithmetic and boolean logic operations, the latter controlling the former.
  68. Leung Ka Yin (Austin TX), Digital filter with decimated frequency response.
  69. Koji Takano JP; Fumiaki Nagao JP, Digital filters.
  70. Takano Koji,JPX ; Nagao Fumiaki,JPX, Digital filters.
  71. Takeuchi Sumitaka (Hyogo JPX) Okada Keisuke (Hyogo JPX), Digital finite impulse response filter and method.
  72. Staszewski Robert B., Digital finite-impulse-response (FIR) filter with a modified architecture based on high order Radix-N numbering.
  73. Rousseau Jean-Francois (Saint Pierre les Nemours FRX) Obriot Bertrand (La Grande Paroisse FRX), Digital image processing circuitry.
  74. Tubbs Graham S. (Houston TX), Digital processor system with conditional carry and status function in arithmetic unit.
  75. McElroy David J. (Houston TX) Tubbs Graham S. (Houston TX), Digital processor system with direct access memory.
  76. Kadowaki Yukio,JPX, Digital signal processing device.
  77. Miyata Tomomi,JPX, Digital signal processing device capable of selectively imparting effects to input data.
  78. Brueckmann Dieter (Meerbusch DEX) Preuss Walfried (Hoehenkirchen-Siegertsb DEX), Digital signal processing device with optimized ALU circuit and logic block for controlling one of two registers based o.
  79. Adrian Andrew A. (Melrose MA) Danielson Michael S. (Wrentham MA) Meyers David B. (Walpole MA) Spiegel Leo (Sharon MA), Digital signal processing for linearization of small input signals to a tri-state power switch.
  80. Beraud Jean-Paul (Nice FRX) Galand Claude (Cagnes sur Mer FRX), Digital signal processor architecture with plural multiply/accumulate devices.
  81. Mohamed Moataz A., Digital signal processor configuration including multiplying units coupled to plural accumlators for enhanced parallel mac processing.
  82. Henry A. Davis, Digital signal processor having enhanced utilization of multiply accumulate (MAC) stage and method.
  83. Gonion Jeffry E. ; Bilbrey Brett C., Digital signal processor using a reconfigurable array of macrocells.
  84. Baji Toru, Digital signal processor with on-chip select decoder and wait state generator.
  85. Phillips William C. ; Hilterbrick Charles L. ; Minarik Ronald W. ; Schmidt Kenneth M. ; Pascale Michael V. ; Prill Robert S., Digitally programmable multifunction radio system architecture.
  86. Brown Elliott, Candice Hellen; Higgins, Michael Francis; Han, Seok Jin; Credelle, Thomas Lloyd, Display system having improved multiple modes for displaying image data from multiple input source formats.
  87. Prokopenko, Boris; Paltashev, Timour; Gladding, Derek, Dual mode floating point multiply accumulate unit.
  88. Hailey Keith R. (Amershan Buckinghamshire GB2) Storey John J. (Hertfordshire GB2), Dual-mode image interpolation filter operable in a first mode for storing interpolation coefficients and in a second mod.
  89. Reddy Srinivas T. ; Lane Christopher F. ; Mejia Manuel ; Cliff Richard G. ; Veenstra Kerry, Dual-port programmable logic device variable depth and width memory array.
  90. Madurawe Raminda U., Dynamic nonvolatile memory cell.
  91. Stuart F. Oberman, Early completion of iterative division.
  92. Maulik Prabir C. ; Mandeep Chadha S. ; Kan Zhao, Efficient and scalable FIR filter architecture for decimation.
  93. Yu Xianggang ; Sculley Terry Lee ; Niehaus Jeffrey Alan, Efficient decimation filtering.
  94. Gonikberg Mark ; Liang Haixiang, Efficient implementation of an FIR filter on a general purpose processor.
  95. Conway, Thomas; Byrne, Jason, Efficient interpolator for high speed timing recovery.
  96. Dobbelaere Ivo J. (Palo Alto CA) El Gamal Abbas (Palo Alto CA), Electrically programmable inter-chip interconnect architecture.
  97. Shimanek, Schuyler E.; Allaire, William E.; Zack, Steven J., Enhanced multiplier-accumulator logic for a programmable logic device.
  98. Sansbury James D., Evaluation of memory cell characteristics.
  99. Stribaek,Morten; Paillier,Pascal, Extended-precision accumulation of multiplier output.
  100. Andrew J. Miller GB, FPGA implemented bit-serial multiplier and infinite impulse response.
  101. Cloutier Jocelyn, FPGA-based processor.
  102. Yuyun Liao ; David Roberts, Fast 16-B early termination implementation for 32-B multiply-accumulate unit.
  103. New Bernard I. (Los Gatos CA) Young Steven P. (San Jose CA), Fast carry structure with synchronous input.
  104. Nelson David A. (Fort Collins CO), Fast high precision discrete-time analog finite impulse response filter.
  105. Verbauwhede Ingrid, Fast regular multiplier architecture.
  106. McCollum John L. (Saratoga CA), Field programmable digital signal processing array integrated circuit.
  107. Ebeling William H. C. (Seattle WA) Borriello Gaetano (Seattle WA), Field programmable gate array.
  108. Minz, Deboleena; Digari, Kailash, Field programmable gate array.
  109. Liu, Tong; Feng, Sheng; Lien, Jung-Cheun, Field programmable gate array freeway architecture.
  110. Nagaraj N. S. (Karntaka INX), Field programmable gate array logic module configurable as combinational or sequential circuits.
  111. New Bernard J., Field programmable gate array with distributed gate-array functionality.
  112. McGowan John E., Field programmable gate array with mask programmed analog function circuits.
  113. Ngai Kai-Kit (Allentown PA) Singh Satwant (Macungie PA), Field programmable gate array with multi-port RAM.
  114. Singh, Moninder; Chaudhry, Anurag, Field programmable logic device with efficient memory utilization.
  115. Duncan Robert G. (Castroville CA), Field programmable pipeline array.
  116. Tanaka Yoshiaki (Fujisawa JPX), Finite impulse response (FIR) filter using a plurality of cascaded digital signal processors (DSPs).
  117. Khoury John M., Finite impulse response filter.
  118. Khoury John M., Finite impulse response filter.
  119. Jennifer H. Webb, Fir filter structure with time- varying coefficients and filtering method for digital data scaling.
  120. McGowan John E. ; Plants William C. ; Landry Joel D. ; Kaptanoglu Sinan ; Miller Warren K., Flexible, high-performance static RAM architecture for field-programmable gate arrays.
  121. Gorshtein Valery Y.,RUX ; Grushin Anatoly I.,RUX ; Shevtsov Sergey R.,RUX, Floating point addition methods and apparatus.
  122. Turrini Silvio (Trieste MA ITX) Leonard Judson S. (Waban MA) Jouppi Norman P. (Palo Alto CA), Floating point arithmetic system and method.
  123. Markstein Peter (Woodside CA) Roothaan Clemens (Chicago IL) Brzezinski Dennis (Sunnyvale CA), Floating point arithmetic unit having logic for quad precision arithmetic.
  124. Yu Robert K. ; Zyner Gregory B., Floating point multiplier with reduced critical paths using delay matching techniques.
  125. Gill Michael C. (Dallas TX) Darley Henry M. (Plano TX) Chiu Edison H. (Richardson TX) Niehaus Jeffrey A. (Dallas TX), Floating point processor architecture.
  126. Suzuki Hiroaki,JPX, Floating-point arithmetic unit which specifies a least significant bit to be incremented.
  127. Chen, Addison; Suzuki, Hiroaki, Floating-point calculation apparatus.
  128. Mason, Jeffrey M.; Bennett, David W., Floating-point processing unit for successive floating-point operations.
  129. Dockser, Kenneth Alan, Floating-point processor with reduced power requirements for selectable subprecision.
  130. Green, Daniel W.; Dhablania, Atul; Lohman, Jeffrey A., Formatting denormal numbers for processing in a pipelined floating point unit.
  131. Green,Daniel W.; Dhablania,Atul; Lohman,Jeffrey A., Formatting denormal numbers for processing in a pipelined floating point unit.
  132. Palmer John (Hillsboro OR) Ravenel Bruce (Sunnyvale CA) Nave Rafi (Kiriat Motzkia ILX), Fraction bus for use in a numeric data processor.
  133. Quievy Didier (Massy FRX) Desjouis Francis (Maintenon FRX), Frequency multiplier with programmable order of multiplication.
  134. Lloyd C. Cox ; Gary A. Gramlich ; Robert M. Baker ; Stephen Freeman ; Brian P. Neary ; Cynthia R. Krzemien ; Jordan A. Krim ; Luis R. Nunez, General purpose filter.
  135. Gura, Nils; Eberle, Hans; Goupy, Edouard, Generic implementations of elliptic curve cryptography using partial reduction.
  136. Rosenberg, Alexander; Sazegari, Ali, Handler for floating-point denormalized numbers.
  137. Eberle,Hans; Gura,Nils; Finchelstein,Daniel; Chang Shantz,Sheueling; Gupta,Vipul, Hardware accelerator for elliptic curve cryptography.
  138. Rostoker Michael D. ; Koford James S. ; Scepanovic Ranko ; Jones Edwin R. ; Padmanahben Gobi R. ; Kapoor Ashok K. ; Kudryavtsev Valerity B.,RUX ; Andreev Alexander E.,RUX ; Aleshin Stanislav V.,RUX ;, Hexagonal sense cell architecture.
  139. Butts Michael R. (Portland OR) Batcheller Jon A. (Newberg OR), Hierarchically connected reconfigurable logic assembly.
  140. Chatter Mukesh, High performance self modifying on-the-fly alterable logic FPGA, architecture and method.
  141. Ku Walter H. (La Jolla CA) Linderman Richard W. (Dayton OH) Chau Paul M. (Ithaca NY) Reusens Peter P. (Destel Bergin BEX), High performance signal processor.
  142. Farzad Chehrazi ; Vojin G. Oklobdzija ; Aamir A. Farooqui, High performance universal multiplier circuit.
  143. Goto Gensuke (Ebina JPX), High speed digital parallel multiplier.
  144. Mader James M. (Indialantic FL), High speed signal processor.
  145. Yano Naoka,JPX ; Tamura Naoyuki,JPX, High-efficiency multiplier and multiplying method.
  146. Savo, Pierandrea; Zangrandi, Luigi; Marchese, Stefano, High-speed digital accumulator with wide dynamic range.
  147. Larsson, Patrik; Nicol, Christopher John, High-speed/low power finite impulse response filter.
  148. Gura, Nils; Spracklen, Lawrence A., Hybrid multi-precision multiplication.
  149. Boland, Liza G.; Janssen, Johan G., Image interpolation and decimation using a continuously variable delay filter and combined with a polyphase filter.
  150. Burney,Ali H; Schlacter,Guy R, Implementing crossbars and barrel shifters using multiplier-accumulator blocks.
  151. Baldwin, David Robert; Murphy, Nicholas J. N.; Maund, Andrew Peter; Pontin, Paul; Cooper, Steve, In-circuit test using scan chains.
  152. Tavana Danesh ; Yee Wilson K. ; Trimberger Stephen M., Integrated circuit with field programmable and application specific logic areas.
  153. Cooke Laurence H. ; Phillips Christopher E. ; Wong Dale, Integrated processor and programmable data path chip for reconfigurable computing.
  154. Pierce Kerry M. ; Erickson Charles R. ; Huang Chih-Tsung ; Wieland Douglas P., Interconnect architecture for field programmable gate array using variable length conductors.
  155. Tony Ngai ; Bruce Pedersen ; Sergey Shumarayev ; James Schleicher ; Wei-Jen Huang ; Michael Hutton ; Victor Maruri ; Rakesh Patel ; Peter J. Kazarian ; Andrew Leaver ; David W. Mendel ; Ji, Interconnection and input/output resources for programmable logic integrated circuit devices.
  156. Boswell Brent ; Menezes Karol, Interface for performing parallel arithmetic and round operations.
  157. Langhammer, Martin; Tharmalingam, Kumara, Large multiplier for programmable logic device.
  158. Ko��,��etin K.; Erdem,Serdar S., Lean multiplication of multi-precision numbers over GF(2).
  159. Page Joel ; De Angel Edwin ; Lee Wai Laing ; Wang Lei ; Zheng Hong Helena ; Chow Chung-Kai, Linear phase FIR sinc filter with multiplexing.
  160. Leung Ka Yin ; Swanson Eric J. ; Leung Kafai, Linear phase finite impulse response filter with pre-addition.
  161. Williams Tim A. (Austin TX), Logarithmic arithmetic logic unit.
  162. Steele Randy C. (Southlake TX), Logic block for programmable logic devices.
  163. Baeckler, Gregg; Langhammer, Martin; Schleicher, James; Yuan, Richard, Logic cell supporting addition of three binary words.
  164. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Mendel David W. ; Pedersen Bruce B. ; Sung Chiakang ; Wang Bonnie I., Logic region resources for programmable logic devices.
  165. Hsieh ; deceased Hung-Cheng (late of Sunnyvale CA) Carter ; administrator by William S. (Santa Clara CA) Erickson Charles R. (Fremont CA) Cheung Edmond Y. (San Jose CA), Logic structure and circuit for fast carry.
  166. Hsieh Hung-Cheng (583 Loch Lomond Ct. Sunnyvale CA 94087) Carter William S. (3024 Aspen Dr. Santa Clara CA 95051) Erickson Charles S. (3412 Atwater Ct. Fremont CA 94536) Cheung Edmond Y. (1302 Shelby, Logic structure and circuit for fast carry.
  167. New Bernard J. (Los Gatos CA), Logic structure and circuit for fast carry.
  168. Tobias David F., Logic system and method employing multiple configurable logic blocks and capable of implementing a state machine using a minimum amount of configurable logic.
  169. Jennings ; III Earle W. (Richardson TX) Landers George H. (Mountain View CA), Logic system of logic networks with programmable selected functions and programmable operational controls.
  170. Fujimori,Yoshikazu, Logical operation circuit and logical operation device.
  171. Baeg Sanghyeon, Low cost emulation scheme implemented via clock control using JTAG controller in a scan environment.
  172. Yatim David (Austin TX) Girardeau ; Jr. James W. (Austin TX), Method and apparatus for a multiply and accumulate circuit having a dynamic saturation range.
  173. Oktem,Levent; McElvain,Kenneth S., Method and apparatus for automated synthesis of multi-channel circuits.
  174. Dockser Kenneth A., Method and apparatus for computer implemented constant multiplication with multipliers having repeated patterns includi.
  175. Mohammad A. Abdallah ; Vladimir Pentkovski, Method and apparatus for computing a sum of packed data elements using SIMD multiply circuitry.
  176. Rosenthal, Daniel A.; Nazarian, Corey A., Method and apparatus for computing interpolation factors in sample rate conversion systems.
  177. Mirsky Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  178. Mirsky, Ethan A., Method and apparatus for configuring arbitrary sized data paths comprising multiple context processing elements.
  179. Keller, Eric R.; Patterson, Cameron D., Method and apparatus for defining and modifying connections between logic cores implemented on programmable logic devices.
  180. Bernard J. New ; Steven P. Young, Method and apparatus for incorporating a multiplier into an FPGA.
  181. New, Bernard J.; Young, Steven P., Method and apparatus for incorporating a multiplier into an FPGA.
  182. Oberman Stuart F., Method and apparatus for performing multiple types of multiplication including signed and unsigned multiplication.
  183. Debes,Eric; Macy,William W.; Tyler,Jonathan J.; Coke,James; Binns,Frank; Rodgers,Scott; Ruscito,Peter; Toll,Bret; Naydenov,Vesselin; Tahir,Masood; Jackson,David, Method and apparatus for performing multiply-add operations on packed byte data.
  184. Debes,Eric; Macy,William W.; Tyler,Jonathan J.; Peleg,Alexander D.; Mittal,Millind; Mennemeier,Larry M.; Eitan,Benny; Dulong,Carole; Kowashi,Eiichi; Witt,Wolf, Method and apparatus for performing multiply-add operations on packed data.
  185. Razak Hossain ; Jeffrey Charles Herbert, Method and apparatus for performing signed/unsigned multiplication.
  186. Kojima Hirotsugu ; Shridhar Avadhani, Method and apparatus for reducing the power consumption in a programmable digital signal processor.
  187. Sharangpani Harsh, Method and apparatus for supporting multiple floating point processing models.
  188. Pani, Peter M.; Ting, Benjamin S., Method and apparatus for universal program controlled bus architecture.
  189. Lloyd Scott Edward (Hoffman Estates IL) Wang Shay-Ping Thomas (Long Grove IL), Method and system for accumulating values in a computing device.
  190. Mantor, Michael J.; Brady, Jeffrey T.; Clifton, Daniel B.; Spencer, Christopher, Method and system for multi-precision computation.
  191. Guevokian, David; Launiainen, Aki; Liuha, Petri, Method and system for performing calculation operations and a device.
  192. McPherson Thomas Joseph ; Schwarz Eric Mark, Method and system of rounding for division or square root: eliminating remainder calculation.
  193. Mintzer Lester, Method for configuring an FPGA for large FFTs and other vector rotation computations.
  194. Mintzer Lester, Method for configuring an FPGA for large FFTs and other vector rotation computations.
  195. Burns Geoffrey Francis, Method for generating barrel shifter result flags directly from input data.
  196. Nag Sudip K. ; Verma Hare K., Method for parallel-efficient configuring an FPGA for large FFTS and other vector rotation computations.
  197. Harrison David A. (Cupertino CA) Silver Joshua M. (Sunnyvale CA) Soe Soren T. (San Jose CA), Method for programming complex PLD having more than one function block type.
  198. Harrison David A. ; Silver Joshua M. ; Soe Soren T., Method for programming complex PLD having more than one function block type.
  199. Farrugia, Jennifer; Ahmed, Elias; Bourgeault, Mark, Method for programming programmable logic device with blocks that perform multiplication and other arithmetic functions.
  200. Trimberger Stephen M. ; Carberry Richard A. ; Johnson Robert Anders ; Wong Jennifer, Method of time multiplexing a programmable logic device.
  201. Moyse Philip (Bedford GB2) Simpson Richard (Bedford GB2), Method, apparatus and system for multiply rounding using redundant coded multiply result.
  202. Colon-Bonet Glenn T. (Ft. Collins CO), Methods and apparatus for performing division and square root computations in a computer.
  203. Dent Paul Wilkinson, Methods apparatus and computer program products for accumulating logarithmic values.
  204. Hennedy,Michael; Friedman,Vladimir; Speziale,Artemas; Sherkat,Mohammad Reza, Micro-programmable filter engine having plurality of filter elements interconnected in chain configuration wherein engine supports multiple filters from filter elements.
  205. Hoyle,David, Microprocessor with rounding multiply instructions.
  206. Imel Michael T. (Beaverton OR) Lai Konrad (Aloha OR) Myers Glenford J. (Aloha OR) Steck Randy (Aloha OR) Valerio James (Portland OR), Mixed-precision floating point operations from a single instruction opcode.
  207. Dockser, Kenneth Alan; Lall, Pathik Sunil, Mode-based multiply-add recoding for denormal operands.
  208. Streicher, Keone; Langhammer, Martin; Lin, Yi-Wen; Leung, Wai-Bor; Lewis, David; Mauer, Volker; Lui, Henry Y.; Demirsoy, Suleyman Sirri; Yi, Hyun, Modular digital signal processing circuitry with optionally usable, dedicated connections between modules of the circuitry.
  209. Andrews Lawrence P. ; Beckman Richard C. ; Petty ; Jr. Joseph C. ; Sinibaldi John C., Multi-speed DSP kernel and clock mechanism.
  210. Morton Douglas W. (Everett WA), Multichannel decimation/interpolation filter.
  211. Bosshart Patrick W. (Dallas TX), Multiple precision multiplication device.
  212. Sih, Gilbert C.; Zou, Qiuzhen; Kang, Inyup; Motiwala, Quaeed; John, Deepu; Zhang, Li; Zhang, Haitao; Lee, Way-Shing; Sakamaki, Charles E.; Kantak, Prashant A.; Jha, Sanjay K.; Lin, Jian, Multiple-data bus architecture for a digital signal processor using variable-length instruction set with single instruction simultaneous control.
  213. Saishi Mana (Fukuoka JPX) Minemaru Takayuki (Osaka JPX), Multiplication circuit having rounding function.
  214. Ko��,��etin K.; Erdem,Serdar S., Multiplication of multi-precision numbers having a size of a power of two.
  215. Giacalone, Jean-Pierre; Theodorou, Francois; Boyadjian, Alain, Multiplier accumulator circuits.
  216. Hong, John Suk-Hyun, Multiplier capable of multiplication of large multiplicands and parallel multiplications of small multiplicands.
  217. Winterrowd,Paul W., Multiplier circuit.
  218. Telikepalli Anil L. N., Multiplier circuit design for a programmable logic device.
  219. New Bernard J., Multiplier fabric for use in field programmable gate arrays.
  220. Barkan Mordecai (Palo Alto CA), Multiplier-accumulator circuit using latched sums and carries.
  221. Amir Gideon (San Jose CA) Gregorian Roubik (Santa Clara CA), Multiplier/adder circuit.
  222. Amir Gideon (San Jose CA) Gregorian Roubik (Sunnyvale CA) Dujari Ghanshyam (San Jose CA), Multiplier/adder circuit.
  223. Kelley Brian Todd ; Johnson David Mark, Multiply and accumulate circuit.
  224. Deng,Deli; Jebson,Anthony; Liao,Yuyun; Paver,Nigel C.; Strazdus,Steve J., Multiply-accumulate (MAC) unit for single-instruction/multiple-data (SIMD) instructions.
  225. Thepaut Andr (Plouzane FRX) Ouvradou Gerald (Plouzane FRX), Multiprocessor system with cascaded modules combining processors through a programmable logic cell array.
  226. Siu,Ming Y.; Oberman,Stuart F., Multipurpose functional unit with multiply-add and format conversion pipeline.
  227. Laprade Kenneth C. (Palm Bay FL), N-clock, n-bit-serial multiplier.
  228. Dick, Christopher H.; Harris, Frederic J., Narrow-band filter including sigma-delta modulator implemented in a programmable logic device.
  229. Sansbury James D. (Portola Valley CA) Madurawe Raminda U. (Sunnyvale CA), Nonvolatile SRAM cells and cell arrays.
  230. Madurawe Raminda U. ; Sansbury James D., Nonvolatile configuration cells and cell arrays.
  231. Black, William C.; Das, Bodhisattva; Hassoun, Marwan M.; Lee, Edward K. F., Nonvolatile programmable logic devices.
  232. Kelem Steven H. ; Lawman Gary R., On-chip logic analysis and method for using the same.
  233. Trimberger Stephen M., Optimizing and operating a time multiplexed programmable logic device.
  234. Trimberger Stephen M., PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays.
  235. Trimberger Stephen M., PLD having a window pane architecture with segmented interconnect wiring between logic block arrays.
  236. Reddy Srinivas ; Lane Christopher, PLD with split multiplexed inputs from global conductors.
  237. Johnson, Russell K., Parallel decimator adaptive filter and method for all-rate gigabit-per-second modems.
  238. Martin Philippe (Fresnes FRX) Bonnet Thierry (Champigny FRX) Mathieu Yves (Boulogne FRX), Pipeline-type serial multiplier circuit.
  239. Betz B. Keith (Edina MN), Pipelined multiply-accumulate unit.
  240. Lou,Wenkwei, Polyphase filter with optimized silicon area.
  241. Kwon, Ohsang; Nowka, Kevin J., Pre-reduction technique within a multiplier/accumulator architecture.
  242. Ogura Satoshi,JPX ; Miyaji Shinya,JPX ; Higaki Nobuo,JPX ; Suzuki Masato,JPX, Processor and control method for performing proper saturation operation.
  243. Callen, Greg S., Programmable ALU.
  244. Pierzchala Edmund ; Perkowski Marek A., Programmable analog array circuit.
  245. Chan Andrew K. (Palo Alto CA) Birkner John M. (Portola Valley CA) Chua Hua-Thye (Los Altos Hills CA), Programmable application specific integrated circuit and logic cell therefor.
  246. Mackiewicz Ralph E. (Madison Heights MI), Programmable controller having automatic contact line solving.
  247. Kimura Junichi (Hachiouji JPX) Nejime Yoshito (Hachiouji JPX) Noguchi Kouji (Kokubunji JPX), Programmable digital signal processor for performing a plurality of signal processings.
  248. Chen Oscal T.-C.,TWX ; Wang Jeng-Yih,TWX, Programmable finite impulse response processor with scalable dynamic data range.
  249. Oswald William A. (Allentown PA) Singh Satwant (Macungie PA), Programmable function unit as parallel multiplier cell.
  250. Kolze Paige A. ; Chan Andrew K. ; Apland James A., Programmable integrated circuit having a test circuit for testing the integrity of routing resource structures.
  251. Pass Christopher J. ; Sansbury James D. ; Madurawe Raminda U. ; Turner John E. ; Patel Rakesh H. ; Wright Peter J., Programmable interconnect junction.
  252. Heile Francis B., Programmable logic array device with random access memory configurable as product terms.
  253. Cliff Richard G. (Milpitas CA) Reddy Srinivas T. (Santa Clara CA) Raman Rina (Fremont CA) Cope L. Todd (San Jose CA) Huang Joseph (San Jose CA) Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuit devices.
  254. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit incorporating a first-in first-out memory.
  255. Lytle Craig S. (Mountain View CA) Faria Donald F. (San Jose CA), Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory.
  256. Cliff Richard G. ; Cope L. Todd ; Mc Clintock Cameron R. ; Leong William ; Watson James A. ; Huang Joseph ; Ahanin Bahram, Programmable logic array integrated circuits.
  257. Pedersen Bruce B. (San Jose CA), Programmable logic array integrated circuits with enhanced output routing.
  258. Trimberger Stephen M., Programmable logic array with improved interconnect structure.
  259. LaBerge Paul A., Programmable logic block in an integrated circuit.
  260. Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller customized function call method, system and apparatus.
  261. Boggs, Mark Steven; Fulton, Temple L.; Hausman, Steve; McNabb, Gary; McNutt, Alan; Stimmel, Steven W., Programmable logic controller method, system and apparatus.
  262. Abbott Curtis, Programmable logic datapath that may be used in a field programmable device.
  263. Abbott, Curtis, Programmable logic datapath that may be used in a field programmable device.
  264. Curtis Abbott, Programmable logic datapath that may be used in a field programmable device.
  265. Jefferson David E. ; McClintock Cameron ; Schleicher James ; Lee Andy L. ; Mejia Manuel ; Pedersen Bruce B. ; Lane Christopher F. ; Cliff Richard G. ; Reddy Srinivas T., Programmable logic device architecture with super-regions having logic regions and a memory region.
  266. Cliff Richard G. ; Heile Francis B. ; Huang Joseph ; Lee Fung Fung ; McClintock Cameron ; Mendel David W. ; Pedersen Bruce B. ; Reddy Srinivas T. ; Sung Chiakang ; Veenstra Kerry ; Wang Bonnie I., Programmable logic device architectures.
  267. Lane Christopher F. ; Reddy Srinivas T. ; Cliff Richard G. ; Zaveri Ketan H. ; Pedersen Bruce B. ; Veenstra Kerry, Programmable logic device circuitry for improving multiplier speed and/or efficiency.
  268. Pedersen Bruce B. ; Shumarayev Sergey ; Huang Wei-Jen ; Chan Vinson ; Brown Stephen,CAX ; Ngai Tony ; Park James, Programmable logic device configured to accommodate multiplication.
  269. Pedersen Bruce B., Programmable logic device having combinational logic at inputs to logic elements within logic array blocks.
  270. Tony K. Ngai ; Rakesh H. Patel ; Srinivas T. Reddy ; Richard G. Cliff, Programmable logic device having embedded dual-port random access memory configurable as single-port memory.
  271. Patel Rakesh H. (Santa Clara CA) Turner John E. (Santa Cruz CA) Wong Myron W. (San Jose CA), Programmable logic device having multiplexers and demultiplexers randomly connected to global conductors for interconnec.
  272. Langhammer, Martin; Hwang, Chiao Kai; Starr, Gregory, Programmable logic device including multipliers and configurations thereof to reduce resource utilization.
  273. Wong Sau-Ching (Hillsborough CA) So Hock-Chuen (Milpitas CA) Kopec ; Jr. Stanley J. (San Jose CA) Hartmann Robert F. (San Jose CA), Programmable logic device with array blocks connected via programmable interconnect.
  274. James Park ; Wei-Jen Huang ; Tony Ngai ; Bruce B. Pedersen, Programmable logic device with carry look-ahead.
  275. Simkins,James M.; Young,Steven P.; Wong,Jennifer; New,Bernard J.; Ching,Alvin Y., Programmable logic device with cascading DSP slices.
  276. Zaveri Ketan ; Lane Christopher F. ; Reddy Srinivas T. ; Lee Andy L. ; McClintock Cameron R. ; Pedersen Bruce B., Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits.
  277. Masui, Shoichi; Oura, Michiya; Ninomiya, Tsuzumi; Yokozeki, Wataru; Mukaida, Kenji, Programmable logic device with ferroelectric configuration memories.
  278. Costello John C. (San Jose CA) Patel Rakesh H. (Santa Clara CA), Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers.
  279. Khong James C. K. (San Jose CA) Mueller Wendey E. (Fremont CA) Yu Joe (Palo Alto CA) Berger Neal (Cupertino CA) Gudger Keith H. (Soquel CA) Gongwer Geoffrey S. (Campbell CA), Programmable logic device with regional and universal signal routing.
  280. Langhammer, Martin, Programmable logic device with routing channels.
  281. Langhammer,Martin, Programmable logic device with routing channels.
  282. Langhammer, Martin, Programmable logic device with specialized multiplier blocks.
  283. Langhammer, Martin; Prasad, Nitin, Programmable logic devices with function-specific blocks.
  284. Mendel David W., Programmable logic integrated circuit architecture incorporating a global shareable expander.
  285. Verma, Hare K.; Sunkavalli, Ravi; Gunwani, Manoj, Programmable logic systems and methods employing configurable floating point units.
  286. Hastings Roy A. (Allen TX) Neale Todd M. (Carrollton TX) Whitney Brad (Anaheim CA), Programmable mixed-mode integrated circuit architecture.
  287. Steele Randy C. (Scottsdale AZ) Raad Safoin A. (Scottsdale AZ), Programmable summing functions for programmable logic devices.
  288. Terrill Richard Shaw ; Bielby Robert Richard Noel, Programming circuits and techniques for programmable logic.
  289. Lesea Austin H., Realizing analog-to-digital converter on a digital programmable integrated circuit.
  290. Ozawa,Kunihiko, Reconfigurable arithmetic device and arithmetic system including that arithmetic device and address generation device and interleave device applicable to arithmetic system.
  291. Rupp Charle R., Reconfigurable computer architecture for use in signal processing applications.
  292. Smith Stephen J., Reconfigurable computer architecture using programmable logic devices.
  293. Dutta, Santanu; Molter, David, Reconfigurable digital filter having multiple filtering modes.
  294. Peter Ying Kay Cheung GB; Simon Dominic Haynes GB, Reconfigurable multiplier array.
  295. Pietzold ; III Alfred W. ; Hessel Clifford ; Orsini Louis M. ; Gorton John E. ; Mackey Christopher D., Reconfigurable radio system architecture.
  296. Fischer Jonathan Herman ; Smith Lane Allen, Recursive digital filter with reset.
  297. Jefferson David E. ; Reddy Srinivas T., Redundancy circuitry for programmable logic devices with interleaved input circuits.
  298. Giacalone,Jean Pierre; Lombardot,Anne; Theodorou,Francois, Rounding mechanisms in processors.
  299. Feng, Sheng; Lien, Jung-Cheun; Huang, Eddy C.; Sun, Chung-Yuan; Liu, Tong; Liao, Naihui, Routing structures for a tileable field-programmable gate array architecture.
  300. Fujiyama Toshiki (Hyogo JPX), Shift control signal generation circuit for floating-point arithmetic operation.
  301. Mejdrich, Eric Oliver; Muff, Adam James, Single precision vector dot product with “word” vector write mask.
  302. Wang, Yong; Tzeng, Allan, Specialized booth decoding apparatus.
  303. Xu, Lei; Mauer, Volker; Perry, Steven, Specialized processing block for programmable integrated circuit device.
  304. Langhammer, Martin; Lee, Kwan Yee Martin; Nguyen, Triet M.; Streicher, Keone; Azgomi, Orang, Specialized processing block for programmable logic device.
  305. Moyse Phillip (Bromham GB2) Roskell Derek (Irchester GB2) Simpson Richard D. (Carlton GB2), Split multiply operation.
  306. Venkitakrishnan P. (Sunnyvale CA) Singh Gururaj (Sunnyvale CA) Laugesen Ronald C. (Los Gatos CA), Streamlined digital signal processor.
  307. Curtis Abbott, Sums of production datapath.
  308. Kodali Visweswara Rao ; Shah Salim Ahmed, System and method for multiplying in a data processing system.
  309. Sperber,Zeev; Anati,Ittai; Liron,Oded; Abdallah,Mohammad, System and method of converting data formats and communicating between execution units.
  310. Laczko ; Sr. Frank L. (Allen TX) Benbassat Gerard (St. Paul de Vence FRX) Li Stephen H. (Garland TX), System decoder circuit and method of operation.
  311. Smith Lane Allen, System for digital filtering in a fixed number of clock cycles.
  312. Jefferson David E. ; Cope L. Todd,MYX ; Reddy Srinivas ; Cliff Richard G., System for distributing clocks using a delay lock loop in a programmable logic circuit.
  313. Borland David J., System processing unit extended with programmable logic for plurality of functions.
  314. Bocchino Vincent T., Technique for preconditioning I/Os during reconfiguration.
  315. Guttag Karl M. (Missouri City TX) Simpson Richard (Bedford GB2) Walsh Brendan (Bedford GB2), Three input arithmetic logic unit forming mixed arithmetic and boolean combinations.
  316. Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with barrel rotator and mask generator.
  317. Guttag Karl M. (Missouri City TX) Balmer Keith (Bedford GB2) Gove Robert J. (Plano TX) Read Christopher J. (Houston TX) Golston Jeremiah E. (Sugar Land TX) Poland Sydney W. (Katy TX) Ing-Simmons Nich, Three input arithmetic logic unit with mask generator.
  318. Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Phillip,GBX, Three input arithmetic logic unit with shifter.
  319. Guttag Karl M. ; Balmer Keith,GBX ; Gove Robert J. ; Read Christopher J. ; Golston Jeremiah E. ; Poland Sydney W. ; Ing-Simmons Nicholas,GBX ; Moyse Philip,GBX, Three input arithmetic logic unit with shifter and/or mask generator.
  320. Liu, Tong; Lien, Jung-Cheun; Feng, Sheng; Huang, Eddy C.; Sun, Chung-Yuan; Liao, Naihui, Tileable field-programmable gate array architecture.
  321. Trimberger Stephen M. (San Jose CA) Carberry Richard A. (Los Gatos CA) Johnson Robert Anders (San Jose CA) Wong Jennifer (Fremont CA), Time multiplexed programmable logic device.
  322. Mori Shojiro (Kawasaki JPX), Transfer circuit for operation test of LSI systems.
  323. Reddy Srinivas ; Cliff Richard G., Tristate structures for programmable logic devices.
  324. Zhang Hongmin (Machida JPX), Truth value converter.
  325. Chamberlin George P. (Scottsdale AZ), Two-pass multiplier/accumulator circuit.
  326. Karimi, Farzin; Crosby, Thompson W.; Irrinki, V. Swamy, Use of a scan chain for configuration of BIST unit operation.
  327. Taylor Brad (Oakland CA), Video processing module using a second programmable logic device which reconfigures a first programmable logic device fo.
  328. Kloker Kevin L. (Arlington Heights IL) Cieslak Ronald H. (Chicago IL), X×Y Bit array multiplier/accumulator circuit.

이 특허를 인용한 특허 (1)

  1. Ling, Andrew Chaang; Capalija, Davor; Czajkowski, Tomasz Sebastian; Hagiescu Miriste, Andrei Mihai, Dot product based processing elements.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트