$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Controlling automated testing of devices 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G01R-031/01
  • G01R-031/28
출원번호 US-0736166 (2015-06-10)
등록번호 US-9618574 (2017-04-11)
발명자 / 주소
  • Rogel-Favila, Ben
  • Nalluri, Padmaja
  • Allison, Kirsten
출원인 / 주소
  • ADVANTEST CORPORATION
인용정보 피인용 횟수 : 0  인용 특허 : 48

초록

In an embodiment, a method includes causing a test floor system to insert a DUT (device under test) into a DUT receptacle. This is performed in a manner that couples the DUT to an electrical interface of the DUT receptacle and that encloses the DUT inside the DUT receptacle to facilitate testing of

대표청구항

1. A method, comprising: causing a test floor system to insert a DUT (device under test) into a DUT receptacle in a manner that couples the DUT to an electrical interface of the DUT receptacle and that encloses the DUT inside the DUT receptacle to facilitate testing of the DUT;causing the test floor

이 특허에 인용된 특허 (48)

  1. Dangelo, Daniel J.; Klebek, Paul J.; Preston, Harold W.; Schroeder, Chris, Apparatus and method for linked slot-level burn-in.
  2. Dangelo,Daniel J.; Klebek,Paul J.; Preston,Harold W.; Schroeder,Chris, Apparatus and method for linked slot-level burn-in.
  3. Norris, Jeffrey M., Apparatus and methods for self-heating burn-in processes.
  4. Norris,Jeffrey M., Apparatus and methods for self-heating burn-in processes.
  5. Butera Richard R. (Palo Alto CA) Childress Robert S. (Sunnyvale CA) Heydarpour Amin (Mountain View CA) Sagar Jagdish (Chandler AZ), Apparatus for efficient transfer of electronic devices.
  6. Gallagher Robert J. ; Jepson Bert ; Driscoll John R. ; Kiely John R. ; Cronin Raymond P. ; Delfosse Duane A., Apparatus for testing circuit boards.
  7. Casterton, Kristin N; Septon, Daven Walt, Automated loader for removing and inserting removable devices to improve load time for automated test equipment.
  8. Black Thomas J. (38 Maureen Dr. Smithfield RI 02917), Automatic test system.
  9. Onishi Takeshi,JPX ; Kainuma Tadashi,JPX ; Kojima Katsumi,JPX ; Kuniaki Bannai,JPX ; Koichi Tanaka,JPX ; Naruhito Yamada,JPX, Automatic testing system and method for semiconductor devices.
  10. Kitazume, Hidenori; Asano, Koji, Contactor, probe card, and method of mounting contactor.
  11. Enochs, Frank L.; Kohler, Michael B., Container handling system.
  12. Co, Ramon S.; Sun, Kevin J., Conveyor-based memory-module tester with elevators distributing moving test motherboards among parallel conveyors for testing.
  13. Hall, James, Device for testing surface mounted connectors.
  14. Kim, Seong Bong; Kim, Yang Hee; Jo, Won Hee; Lee, Byoung Dae; Oh, Hyun Soo, Device test handler and method for operating the same.
  15. Carter Troy, Die-level burn-in and test flipping tray.
  16. Ito, Akihiko; Yamashita, Kazuyuki; Kobayashi, Yoshihito, Electronic device test apparatus for successively testing electronic devices.
  17. Ito, Akihiko; Yamashita, Kazuyuki; Kobayashi, Yoshihito, Electronic device test apparatus for successively testing electronic devices.
  18. Kazuyuki Yamashita JP; Hiroto Nakamura JP; Shin Nemoto JP, Electronic device tray electronic device tray, transporting apparatus, and electronic device testing apparatus.
  19. Wanek, Donald J.; Swanson, Loren L.; Sands, Richard L.; Troutman, Mark E.; Melville, James A., Environmental test chamber.
  20. Wanek, Donald L.; Swanson, Loren L.; Sands, Richard L.; Troutman, Mark; Melville, James A., Environmental test chamber and a carrier for use therein.
  21. Wanek,Donald L.; Swanson,Loren L.; Sands,Richard L.; Troutman,Mark; Melville,James A., Environmental test chamber and a carrier for use therein.
  22. Bove Ronald (Wappingers Falls NY) Hubacher Eric M. (Wappingers Falls NY), High density wafer contacting and test system.
  23. Yoshito Kobayashi JP; Hiroto Nakamura JP, IC receiving tray storage device and mounting apparatus for the same.
  24. Onishi Takeshi,JPX ; Yatsuda Minoru,JPX ; Suzuki Katsuhiko,JPX, IC tester simultaneously testing plural ICS.
  25. Deckert Richard Allan ; Engelking Steven ; Evans Joey Dean, Integrated testing method and apparatus for semiconductor test operations processing.
  26. Gray ; III Walter, Low cost memory tester with high throughput.
  27. Aragona, Daniel C., Method and apparatus for controlling a test cell.
  28. Kenji Itasaka JP; Terumi Kamifukumoto JP; Yuji Akasaki JP; Nobuo Ooyama JP, Method and apparatus for testing semiconductor devices.
  29. Blandin Bruce A. (698 LaFayette Dr. Hampton NH 03842), Method and apparatus for the testing of active or passive electrical devices in a sub-zero environment.
  30. Gopal,Ballson; Teong,Ching Peng; Lim,Samuel Syn Soo, Method for testing semiconductor devices and an apparatus therefor.
  31. Miller Vernon R. (Atlanta GA) Roberts Lincoln E. (Decatur GA), Microelectronic burn-in system.
  32. Hart Tom (Tempe AZ), PC board test fixture.
  33. Co, Ramon S.; Sun, Kevin J., Parking structure memory-module tester that moves test motherboards along a highway for remote loading/unloading.
  34. Nakano Shoukichi (Kawasaki JPX), Prober for semiconductor integrated circuit element wafer.
  35. Bannai Kuniaki,JPX ; Tanaka Koichi,JPX, Semiconductor device transporting and handling apparatus.
  36. Merrow, Brian S., Storage device testing system cooling.
  37. Dangelo,Daniel J.; Casey,Brett P.; Schroeder,Chris, System and method for linked slot-level burn-in.
  38. Wilson Randall R. (Santa Ana CA) Dietz James E. (Yorba Linda CA), System for testing individually a plurality of disk drive units.
  39. Costello, Simon; Pham, Tuyen Paul, Temperature-controlled semiconductor wafer chuck system.
  40. Wheel Kevin M. ; Kiely John R., Test fixture for testing backplanes or populated circuit boards.
  41. Ames, Michael, Test fixture utilizing a docking station and interchangeable cassettes and method of use.
  42. Jones Elmer R., Test handler for DUT's.
  43. Sinclair William Y. (Frenchtown NJ), Test socket assembly for testing LCC packages of both rectangular and square configuration.
  44. Miller James K. ; Crawford Robin J., Test system with robot arm for delivering a device under test.
  45. Nakamura Hiroto (Kazo JPX) Sagawa Makoto (Gyoda JPX) Kobayashi Yoshihito (Gyoda JPX), Test tray positioning stopper mechanism for automatic handler.
  46. Davies, Peter, Thermal test apparatus and method.
  47. Van Loan David R. (Diamond Bar CA) Swart Mark A. (Upland CA), Translator fixture with module for expanding test points.
  48. Cheng, Hsu Ming; Kuo, Yung-Liang; Lee, Pi-Huang; Luh, Ann; Hwang, Frank; Wu, Wen-Hung, Universal array type probe card design for semiconductor device testing.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로