A microelectronic assembly is provided which includes a first element consisting essentially of at least one of semiconductor or inorganic dielectric material having a surface facing and attached to a major surface of a microelectronic element at which a plurality of conductive pads are exposed, the
A microelectronic assembly is provided which includes a first element consisting essentially of at least one of semiconductor or inorganic dielectric material having a surface facing and attached to a major surface of a microelectronic element at which a plurality of conductive pads are exposed, the microelectronic element having active semiconductor devices therein. A first opening extends from an exposed surface of the first element towards the surface attached to the microelectronic element, and a second opening extends from the first opening to a first one of the conductive pads, wherein where the first and second openings meet, interior surfaces of the first and second openings extend at different angles relative to the major surface of the microelectronic element. A conductive element extends within the first and second openings and contacts the at least one conductive pad.
대표청구항▼
1. A microelectronic assembly, comprising: a first element consisting essentially of at least one of semiconductor or inorganic dielectric material;a microelectronic element attached to the first element such that a surface of the first element faces a major surface of the microelectronic element, t
1. A microelectronic assembly, comprising: a first element consisting essentially of at least one of semiconductor or inorganic dielectric material;a microelectronic element attached to the first element such that a surface of the first element faces a major surface of the microelectronic element, the microelectronic element having a plurality of conductive pads exposed at the major surface and each having an upper surface facing toward the first element, the microelectronic element having active semiconductor devices therein;a first opening extending from an exposed surface of the first element towards the surface thereof which faces the microelectronic element, and a second opening extending from the first opening to a first one of the conductive pads, wherein where the first and second openings meet, interior surfaces of the first and second openings extend at different angles relative to the major surface of the microelectronic element; anda conductive element extending within the first and second openings and contacting the first one of the conductive pads, wherein the conductive element is directly bonded to the upper surface of the first one of the conductive pads. 2. A method of forming a microelectronic assembly, comprising: (a) attaching a first element consisting essentially of at least one of semiconductor or inorganic dielectric material with a microelectronic element such that a first surface of the first element faces a major surface of the microelectronic element, the microelectronic element having at least one electrically conductive pad having an upper surface exposed at the major surface, the microelectronic element having active semiconductor devices adjacent the major surface;(b) then forming a first conductive element extending through the first element, wherein the forming of the first conductive element includes directly bonding the first conductive element to the upper surface of the at least one conductive pad; and(c) before or after step (b), forming a second conductive element extending through the microelectronic element, wherein the forming of the second conductive element includes directly bonding the second conductive element to the at least one conductive pad or a second conductive pad at the major surface. 3. The method as claimed in claim 2, wherein the direct bonding of the first conductive element to the at least one conductive pad is performed without the use of solder. 4. The method as claimed in claim 2, wherein the direct bonding of the second conductive element to the at least one conductive pad or the second conductive pad is performed without the use of solder. 5. The method as claimed in claim 2, wherein the first and second conductive elements are exposed at opposite faces of the microelectronic assembly. 6. The method as claimed in claim 2, wherein the microelectronic element includes a plurality of chips attached together at dicing lines, the method further comprising severing the microelectronic assembly along the dicing lanes into individual units, each unit including at least one of the plurality of chips. 7. The method as claimed in claim 6, wherein the first element is a carrier which does not have active semiconductor devices therein. 8. The method as claimed in claim 7, wherein the first element further includes at least one passive device therein. 9. The method as claimed in claim 7, wherein the carrier mechanically supports the microelectronic element. 10. The method as claimed in claim 2, wherein the step of forming the first conductive element includes forming an opening extending through the thickness of the first element after the step of attaching, and then depositing a metal layer at least within the opening in the first element, the metal layer contacting the upper surface of the at least one conductive pad exposed within the opening. 11. The method as claimed in claim 2, wherein the step of forming the second conductive element includes forming an opening extending through the thickness of the microelectronic element after the step of attaching, and then depositing a metal layer at least within the opening, the metal layer contacting the lower surface of the at least one conductive pad exposed within the opening in the microelectronic element. 12. A method of forming a microelectronic assembly, comprising: (a) attaching a first element consisting essentially of at least one of semiconductor or inorganic dielectric material with a microelectronic element such that a first surface of the first element faces a major surface of the microelectronic element, the microelectronic element having at least one electrically conductive pad having an upper surface exposed at the major surface, the microelectronic element having active semiconductor devices adjacent the major surface, wherein the first surface and the major surface each are defined by a dielectric material, and the attaching includes directly bonding the dielectric material of the first surface to the dielectric material of the major surface;(b) then forming a first conductive element extending through the first element and contacting the upper surface of the at least one conductive pad; and(c) before or after step (b), forming a second conductive element extending through the microelectronic element, the second conductive element contacting the at least one conductive pad or a second conductive pad at the major surface. 13. The method as claimed in claim 12, wherein the forming of the first conductive element includes directly bonding the first conductive element to the upper surface of the at least one conductive pad, and the forming of the second conductive element includes directly bonding the second conductive element to the at least one conductive pad or the second conductive pad at the major surface. 14. The method as claimed in claim 13, wherein the direct bonding of the first conductive element to the at least one conductive pad is performed without the use of solder. 15. The method as claimed in claim 13, wherein the direct bonding of the second conductive element to the at least one conductive pad or the second conductive pad is performed without the use of solder. 16. The microelectronic assembly as claimed in claim 1, wherein the conductive element is directly bonded to the upper surface of the first one of the conductive pads without the use of solder. 17. The microelectronic assembly as claimed in claim 1, wherein the first surface and the major surface each are defined by a dielectric material, and the dielectric material of the first surface is directly bonded to the dielectric material of the major surface. 18. The microelectronic assembly as claimed in claim 1, wherein the conductive element has at least one of cylindrical or frusto-conical shape. 19. The microelectronic assembly as claimed in claim 18, wherein a first portion of the conductive element tapers uniformly from a first width adjacent the exposed surface of the first element to a second width at a first location within the second opening, and a second portion of the conductive element tapers uniformly from a third width adjacent the rear surface of the microelectronic element to a fourth width at the first location. 20. The microelectronic assembly as claimed in claim 1, wherein the conductive element has a shape determined independently from a contour of an interior surface of at least one of the first and second openings.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (100)
Mathew, Ranjan J., Apparatus and method extending flip-chip pad structures for wirebonding on low-k dielectric silicon.
Ming-Tsung Liu (Hsin-Chu TWX) Hsu Bill Y. B. (Chu-Pei TWX) Chung Hsien-Dar (Hu-Wei Town TWX) Wu Der-Yuan (Hsin-Chu TWX), Bonding pad structure and method thereof.
Adkisson, James W.; Gambino, Jeffrey P.; He, Zhong-Xiang; Jaffe, Mark D.; Leidy, Robert K.; Luce, Stephen E.; Rassel, Richard J.; Sprogis, Edmund J., CMOS imager array with recessed dielectric.
Hoeberechts Arthur M. E. (Eindhoven NLX) van Gorkom Gerardus G. P. (Eindhoven NLX), Electron-beam device and semiconductor device for use in such an electron-beam device.
Holland Christopher E. (Redwood City CA) Westerberg Eugene R. (Palo Alto CA) Madou Marc J. (Palo Alto CA) Otagawa Takaaki (Fremont CA), Etching method for producing an electrochemical cell in a crystalline substrate.
Bolom,Tibor; Grunow,Stephan; Rath,David; Simon,Andrew Herbert, Gap free anchored conductor and dielectric structure and method for fabrication thereof.
Lee, Jong Ho; Lee, Dong Ho; Ahn, Eun Chul; Kwon, Yong Chai, Method of fabricating a semiconductor device, and semiconductor device with a conductive member extending through a substrate and connected to a metal pattern bonded to the substrate.
Plas, Hubert Vander; Snyder, Barry C.; Hellekson, Ronald A.; Yenchik, Ronnie J.; Lai, Diane; Berhane, Samson, Method of forming a through-substrate interconnect.
Shiue Ruey-Yun (Hsin-Chu TWX) Wu Wen-Teng (Hsin-Chu TWX) Shieh Pi-Chen (Hsinchu TWX) Liu Chin-Kai (Hsin-Chu TWX), Method of forming bond pad structure for the via plug process.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Kirby, Kyle K.; Akram, Salman; Hembree, David R.; Rigg, Sidney B.; Farnworth, Warren M.; Hiatt, William M., Microelectronic devices and methods for forming interconnects in microelectronic devices.
Khandros Igor Y. (Peekskill NY) DiStefano Thomas H. (Bronxville NY), Semiconductor chip assemblies with face-up mounting and rear-surface connection to substrate.
Pagaila, Reza A.; Kuan, Heap Hoe; Merilo, Dioscoro A., Semiconductor device and method of mounting die with TSV in cavity of substrate for electrical interconnect of Fi-PoP.
Yamazaki Toru,JPX, Semiconductor device having inductor element made of first conductive layer of spiral configuration electrically connected to second conductive layer of insular configuration.
Matsui,Satoshi, Semiconductor device, having a through electrode semiconductor module employing thereof and method for manufacturing semiconductor device having a through electrode.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.