Three-dimensional oblique two-terminal memory with enhanced electric field
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/115
H01L-027/24
G11C-013/00
H01L-045/00
출원번호
US-0194499
(2014-02-28)
등록번호
US-9627443
(2017-04-18)
발명자
/ 주소
Jo, Sung Hyun
Bettinger, Joanna
Liu, Xianliang
출원인 / 주소
CROSSBAR, INC.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
2인용 특허 :
192
초록▼
Providing for three-dimensional memory cells having enhanced electric field characteristics is described herein. By way of example, a two-terminal memory cell can be constructed from a layered stack of materials, where respective layers are arranged along a direction that forms a non-zero angle to a
Providing for three-dimensional memory cells having enhanced electric field characteristics is described herein. By way of example, a two-terminal memory cell can be constructed from a layered stack of materials, where respective layers are arranged along a direction that forms a non-zero angle to a normal direction of a substrate surface upon which the layered stack of materials is constructed. In some aspects, the direction can be orthogonal to or substantially orthogonal to the normal direction. In other aspects, the direction can be less than orthogonal to the normal direction. Where an internal angle of the memory cell forms a non-orthogonal angle, an enhanced electric field or current density can result, providing improved switching times and memory performance.
대표청구항▼
1. A memory device, comprising: a semiconductor stack comprising multiple layers arranged in sequence substantially along a first dimension;a memory cell formed within a subset of the semiconductor stack, and comprising a patterned top electrode, a resistive switching layer and a patterned bottom el
1. A memory device, comprising: a semiconductor stack comprising multiple layers arranged in sequence substantially along a first dimension;a memory cell formed within a subset of the semiconductor stack, and comprising a patterned top electrode, a resistive switching layer and a patterned bottom electrode formed of respective ones of the multiple layers of the semiconductor stack and arranged in sequence along a direction, wherein the direction forms a forty five degree or larger angle to the first dimension at least near the subset of the semiconductor stack;wherein the bottom electrode layer comprises a top surface and an additional surface, the additional surface is located at the subset of the semiconductor stack and forms the forty five degree or larger angle to the first dimension;wherein the bottom electrode layer forms a bitline of the memory device and serves as the bottom electrode for the memory cell and serves as a second bottom electrode for at least one additional memory cell of the memory device; andwherein the top electrode layer forms a wordline of the memory device and serves as the top electrode for the memory cell and serves as a second top electrode for at least one additional memory cell of the memory device. 2. The memory device of claim 1, wherein the direction forms an eighty degree or larger angle to the first dimension. 3. The memory device of claim 1, wherein the direction forms a substantially ninety degree angle to the first dimension. 4. The memory device of claim 1, the memory cell further comprising a select layer comprised of a metal oxide, TiO2, Al2O3, WO3, HfO2, oxide, SiO2, poly Si, poly SiGe, doped polysilicon, doped poly SiGe, amorphous-poly Si, amorphous-poly SiGe, a non-linear element, or a diode, wherein the select layer is disposed between the resistive switching layer and the bottom electrode layer and has a thickness within a range of about 1 nanometers (nm) to about 50 nm. 5. The memory device of claim 1, further comprising: a substrate disposed beneath the semiconductor stack, the substrate comprising a plurality of complementary metal oxide semiconductor (CMOS) devices; andan electrically insulating layer disposed between the substrate and the semiconductor stack. 6. The memory device of claim 1, further comprising a set of bitlines formed as part of at least one of the multiple layers of the semiconductor stack, respective ones of the set of bitlines disposed substantially parallel to other bitlines of the sets of bitlines; and a set of wordlines formed as part of at least a second of the multiple layers of the semiconductor stack, respective ones of the set of wordlines disposed substantially parallel to other wordlines of the set of wordlines, respective ones of the set of wordlines comprising a vertical portion and a perpendicular or oblique portion, the perpendicular or oblique portion having a second angle with respect to the vertical portion, the second angle forms at least one right angle to the forty five degree or larger anglewherein the set of bitlines providing patterned top electrodes or providing patterned bottom electrodes for a set of memory cells of the memory device, the set of memory cells comprising the memory cell; andwherein the set of wordlines are substantially orthogonal to the set of bitlines within a plane that is perpendicular to the first dimension. 7. The memory device of claim 1, further comprising; a second semiconductor stack comprising a second set of multiple layers arranged in sequence substantially along the first dimension and either above or below the semiconductor stack; anda second memory cell formed within a subset of the second semiconductor stack. 8. The memory device of claim 7, wherein the second memory cell comprises a second patterned bottom electrode, a second switching layer and a second patterned top electrode formed from respective ones of the second set of multiple layers of the second semiconductor stack. 9. The memory device of claim 8, wherein the second patterned bottom electrode, the second switching layer and the second patterned top electrode are arranged in sequence along the direction or along a second direction that forms a second angle to the first dimension. 10. The memory device of claim 1, wherein the resistive switching layer is comprised of amorphous Si, SiO2, SiOx where x is greater than 0 and less than 2, SiGeOx, chalcogenide, HfOx, TiOx, TaOx, or a solid electrolyte. 11. The memory device of claim 1, wherein the patterned bottom electrode comprises a metal, a conductive semiconductor, a p or n-type polysilicon, or a p or n-type polycrystalline SiGe. 12. The memory device of claim 1, wherein the patterned top electrode comprises an electrical conductor comprised of Cu, Ag, Ti, Al, W, Pd, Pt or Ni. 13. The memory device of claim 12, wherein the patterned top electrode further comprises a barrier material disposed between the resistive switching layer and the electrical conductor, wherein the barrier material comprises Ti, TiOx, TiN, Al, AlOx, Cu, CuOx, W, Hf, HfOx, Ta, TaOx where x is greater than 0 and less than 2, or WOz, where z is greater than 0 and less than 3. 14. The memory device of claim 1, wherein the patterned top electrode is configured to produce ions in response to an applied bias, and wherein the resistive switching material is configured to be at least in part permeable to the ions in response to a program bias applied across the patterned top electrode and the patterned bottom electrode. 15. The memory device of claim 14, wherein the ions form a conductive filament within the resistive switching layer in response to the program bias, and further wherein the conductive filament has a length dimension that extends substantially across a thickness of the resistive switching layer between the patterned top electrode and the patterned bottom electrode. 16. The memory device of claim 1, further comprising: a second patterned bottom electrode having a second top surface and a second oblique surface, the second oblique surface of the second patterned bottom electrode and a first oblique surface of the patterned bottom electrode intersect the subset of the semiconductor stack in separate portions thereof;an insulating region separating the patterned bottom electrode and the second patterned bottom electrode; anda via disposed within the insulating region; wherein: the resistive switching layer includes a first portion adjacent to the first oblique surface of the patterned bottom electrode as part of the memory cell and a second portion adjacent to the second oblique surface of the second patterned bottom electrode as part of a second memory cell of the memory device, andthe via selectively exposes the first portion of the resistive switching layer and the second portion of the resistive switching layer to electrical contact with the patterned top electrode. 17. The memory device of claim 1, wherein the via has a cross-sectional shape comprising an ovoid, approximately circular, approximately polygonal, or approximately a parallelogram. 18. The memory device of claim 1, wherein the resistive switching layer has a thickness within a range of about 1 nm to about 50 nm. 19. The memory device of claim 1, wherein the resistive switching layer comprises a deposited material or an oxidized material. 20. The memory device of claim 1, wherein: the resistive switching layer comprises a member selected from a group consisting of: Si, SiO2 and SiOx, where x is greater than 0 and less than 2; andwherein the patterned top electrode comprises a second member selected from a second group consisting of: Ag, Al and Ti.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (192)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Kuramoto Yuuji,JPX ; Maekawa Hirotoshi,JPX ; Anzai Kiyoharu,JPX, Analog signal detecting circuit, and AC side current detector of semiconductor power conversion device.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Sugiyama, Hideyuki; Saito, Yoshiaki, Magneto-resistance effect element with a surface contacting with a side face of electrode having a magnetization direction.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Luo, Xiao; Yu, David Chang-Cheng, Method and system for providing a sense amplifier and drive circuit for spin transfer torque magnetic random access memory.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Takahashi, Haruo; Hanzawa, Kouichi; Matsumoto, Takafumi, Optical film thickness controlling method, optical film thickness controlling apparatus, dielectric multilayer film manufacturing apparatus, and dielectric multilayer film manufactured using the same controlling apparatus or manufacturing apparatus.
Lee, Chang-bum; Park, Young-soo; Lee, Myung-jae; Wenxu, Xianyu; Kang, Bo-soo; Ahn, Seung-eon; Kim, Ki-hwan, Resistive memory devices and methods of manufacturing the same.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor integrated circuit device, method of manufacturing the same, and method of driving the same.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Chang Shou-Zen,TWX ; Tsai Chaochieh,TWX ; Ho Chin-Hsiung ; Lin Cheng Kun,TWX, Silicon and arsenic double implanted pre-amorphization process for salicide technology.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
Song, Yun Heub; Jeong, Hong Sik, Artificial neuron semiconductor element having three-dimensional structure and artificial neuron semiconductor system using same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.