High operating speed resistive random access memory
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G11C-013/00
G11C-005/06
G11C-016/26
G11C-007/00
G11C-007/06
G11C-011/419
출원번호
US-0383079
(2013-05-24)
등록번호
US-9633723
(2017-04-25)
국제출원번호
PCT/US2013/042746
(2013-05-24)
국제공개번호
WO2013/177566
(2013-11-28)
발명자
/ 주소
Nguyen, Sang
Nazarian, Hagop
출원인 / 주소
Crossbar, Inc.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
0인용 특허 :
192
초록▼
Providing for resistive random access memory (RRAM) having high read speeds is described herein. By way of example, a RRAM memory can be powered at one terminal by a bitline, and connected at another terminal to a gate of a transistor having a low gate capacitance (relative to a capacitance of the b
Providing for resistive random access memory (RRAM) having high read speeds is described herein. By way of example, a RRAM memory can be powered at one terminal by a bitline, and connected at another terminal to a gate of a transistor having a low gate capacitance (relative to a capacitance of the bitline). With this arrangement, a signal applied at the bitline can quickly switch the transistor gate, in response to the RRAM memory being in a conductive state. A sensing circuit configured to measure the transistor can detect a change in current, voltage, etc., of the transistor and determine a state of the RRAM memory from the measurement. Moreover, this measurement can occur very quickly due to the low capacitance of the transistor gate, greatly improving the read speed of RRAM.
대표청구항▼
1. A method, comprising: receiving an instruction related to selection of a two-terminal memory cell of a memory device for a read operation;selecting a wordline of the memory device that is associated with the selected two-terminal memory cell;applying a read signal to a bitline of the memory devic
1. A method, comprising: receiving an instruction related to selection of a two-terminal memory cell of a memory device for a read operation;selecting a wordline of the memory device that is associated with the selected two-terminal memory cell;applying a read signal to a bitline of the memory device, wherein the bitline is connected to a first terminal of the two-terminal memory cell; anddetermining a state of a sensing circuit in response to applying the read signal and in response to selecting the worldline, wherein the sensing circuit comprises a read transistor having a gate selectively connected to a second terminal of the two-terminal memory cell in response to the selecting the worldline, and further wherein the state of the sensing circuit is determinative of a program or erase state of the two-terminal memory cell. 2. The method of claim 1, further comprising applying a precharge signal to the bitline during a precharge phase of the read operation, and wherein applying the read signal further comprises applying a transitory read pulse to the bitline during an operation phase of the read operation that follows the precharge phase. 3. The method of claim 1, wherein determining the state of the sensing circuit comprises applying a sensing pulse to the sensing circuit and measuring a transistor current associated with the read transistor during a pulse width of the sensing pulse, the pulse width having a duration related to a capacitance of the gate of the read transistor. 4. The method of claim 1, further comprising determining whether the two-terminal memory cell has the program state or the erase state in response to measuring the state of the sensing circuit. 5. The method of claim 4, further comprising outputting the program state in reply to the instruction in response to determining the two-terminal memory cell has the program state, and outputting the erase state in reply to the instruction in response to determining the two-terminal memory cell has the erase state. 6. The method of claim 1, wherein determining the state of the sensing circuit further comprises measuring an electrical characteristic of the read transistor and determining whether the read transistor is in a conductive state or a resistive state. 7. The method of claim 6, further comprising determining the two-terminal memory cell to be in the program state in response to determining the read transistor is in the conductive state. 8. The method of claim 6, further comprising determining the two-terminal memory cell to be in the erase state in response to determining the read transistor is in the resistive state. 9. The method of claim 1, further comprising applying a precharge signal to the wordline or to the bitline during a pre charge phase, wherein the applying the read signal is performed during an operation phase after completion of the precharge phase. 10. The method of claim 1, further comprising activating a select line associated with the two-terminal memory cell that, when activated, selectively connects the second terminal of the two-terminal memory cell to a node controlled by a wordline transistor, the node being selectively connected to the gate of the read transistor in response to the selecting the wordline. 11. The method of claim 10, further comprising deactivating a second select line associated with a second two-terminal memory cell, the second select line selectively disconnecting a second terminal of the second two-terminal memory cell from the node in response to deactivating the second select line. 12. The method of claim 1, further comprising applying a reference bias to the gate of the read transistor, the reference bias having a positive magnitude smaller than a switching bias associated with switching the read transistor into a conductive state. 13. A method, comprising: receiving an instruction selecting a two-terminal memory cell of a memory device for a program operation;initiating a pre charge phase of the program operation;applying a first precharge signal to a wordline of the memory device associated with the two-terminal memory cell;applying a second pre charge signal to a bitline that is connected to a first terminal of the two-terminal memory device, wherein a second terminal of the two-terminal memory device is selectively connected to a gate of a read transistor;applying a third precharge signal via a pre-charge path to the gate of the read transistor and the second terminal of the two-terminal memory device; andinitiating an operation phase of the program operation to program the two-terminal memory cell. 14. The method of claim 13, further comprising changing the first precharge signal to zero volts or ground to the wordline of the memory device during the operation phase of the program operation. 15. The method of claim 13, further comprising changing the third precharge signal to zero volts or ground during the operation phase of the program operation, and applying the zero volts or the ground to the gate of the read transistor and the second terminal of the two-terminal memory device. 16. The method of claim 13, wherein the second precharge signal and the third precharge signal have a magnitude of about three volts during the precharge phase of the program operation. 17. The method of claim 13, further comprising maintaining the second precharge signal to the bitline during the precharge phase of the program operation. 18. An electronic device, comprising: an array of memory cells comprising at least one two-terminal memory cell having a first terminal connected to a bitline of the array and a second terminal selectively connected to or disconnected from a gate of a read transistor;a command interface configured to receive an instruction pertaining to performing a memory operation with respect to the array of memory cells; anda controller configured to control perform the memory operation on the at least one two-terminal memory cell via one or more signal inputs in response to receipt of the instruction at the command interface and processing of the command, the controller being further configured to:apply an operation signal to the bitline of the array;electrically connect the second terminal of the at least one two-terminal memory cell to the gate of the read transistor; andinitiate a sensing circuit to measure a state of the read transistor and determine a corresponding state of the at least one two-terminal memory cell at least in part based on the state of the read transistor. 19. The electronic device of claim 18, wherein: the at least one two-terminal memory cell is a resistive switching memory cell; the read transistor is a three-terminal metal oxide semiconductor transistor; and the controller initiates the sensing circuit for a time period related to a capacitance of the gate of the read transistor. 20. The electronic device of claim 18, further comprising a reference transistor configured to facilitate application of a precharge voltage to the gate of the read transistor or the second terminal of the at least one two-terminal memory cell, wherein the precharge voltage can be selected to have a magnitude equal to the operation signal in response to the instruction pertaining to a program operation, and wherein the precharge voltage can be selected to have a magnitude greater than zero and smaller than a threshold voltage associated with activation of the read transistor in response to the instruction pertaining to a read operation.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (192)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Kuramoto Yuuji,JPX ; Maekawa Hirotoshi,JPX ; Anzai Kiyoharu,JPX, Analog signal detecting circuit, and AC side current detector of semiconductor power conversion device.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Sugiyama, Hideyuki; Saito, Yoshiaki, Magneto-resistance effect element with a surface contacting with a side face of electrode having a magnetization direction.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Luo, Xiao; Yu, David Chang-Cheng, Method and system for providing a sense amplifier and drive circuit for spin transfer torque magnetic random access memory.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Takahashi, Haruo; Hanzawa, Kouichi; Matsumoto, Takafumi, Optical film thickness controlling method, optical film thickness controlling apparatus, dielectric multilayer film manufacturing apparatus, and dielectric multilayer film manufactured using the same controlling apparatus or manufacturing apparatus.
Lee, Chang-bum; Park, Young-soo; Lee, Myung-jae; Wenxu, Xianyu; Kang, Bo-soo; Ahn, Seung-eon; Kim, Ki-hwan, Resistive memory devices and methods of manufacturing the same.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor integrated circuit device, method of manufacturing the same, and method of driving the same.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Chang Shou-Zen,TWX ; Tsai Chaochieh,TWX ; Ho Chin-Hsiung ; Lin Cheng Kun,TWX, Silicon and arsenic double implanted pre-amorphization process for salicide technology.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.