A wireless peripheral interconnect bus capable of providing a high rate data transfer between peripheral devices and a host bridge of a computing device over a wireless medium comprises a first wireless pair for transferring data between a first peripheral component and a second peripheral component
A wireless peripheral interconnect bus capable of providing a high rate data transfer between peripheral devices and a host bridge of a computing device over a wireless medium comprises a first wireless pair for transferring data between a first peripheral component and a second peripheral component, wherein the first wireless pair implements at least at a layered protocol; and a second wireless pair for transferring data between a second peripheral component and the first peripheral component, wherein the second wireless pair implements at least a layered protocol.
대표청구항▼
1. An apparatus, comprising: a first wireless transceiver, wherein: the apparatus implements a layered protocol;the layered protocol includes a transaction layer and a wireless adaptation layer; andthe wireless adaptation layer is configured to function as a medium access controller (MAC) and establ
1. An apparatus, comprising: a first wireless transceiver, wherein: the apparatus implements a layered protocol;the layered protocol includes a transaction layer and a wireless adaptation layer; andthe wireless adaptation layer is configured to function as a medium access controller (MAC) and establish wireless links between the first wireless transceiver and a second wireless transceiver by receiving transaction layer packets (TLPs) from the transaction layer and assembling the TLPs in a wireless peripheral interconnect adaptation packet (WPAP). 2. The apparatus of claim 1, wherein: a first wireless receiver of the first wireless transceiver and a second wireless transmitter of the second wireless transceiver communicate over a first unidirectional wireless link; anda second wireless receiver of the second wireless transceiver and a first wireless transmitter of the first wireless transceiver communicate over a second unidirectional wireless link. 3. The apparatus of claim 1, wherein: the WPAP comprises at least one of a data portion or a cyclic redundancy check (CRC) field; andthe data portion includes a plurality of TLPs. 4. The apparatus of claim 3, further comprising a processor, wherein the processor is configured to construct the WPAP by: saving each TLP together with an identifier of the TLP in the data portion of the WPAP;computing a CRC code for the TLPs saved in the data portion; andinserting the CRC code in the CRC field. 5. The apparatus of claim 3, wherein: the layered protocol includes a wireless physical layer (WPHY);the WPHY constructs a WPHY frame, the WPHY frame comprises a plurality of symbols and a preamble; andeach of the symbols comprises at least one WPAP. 6. The apparatus of claim 1, wherein: the first wireless transceiver is coupled to at least a first peripheral component;the second wireless transceiver is coupled to at least a second peripheral component; andeach of the first peripheral component and the second peripheral component comprises a peripheral component interconnect (PCI) Express (PCIe) endpoint, a legacy endpoint, or a PCIe switch. 7. The apparatus of claim 1, wherein: the layered protocol includes a data link layer and a physical layer; andthe data link layer, the physical layer, and the transaction layer are compliant with at least a PCIe bus. 8. The apparatus of claim 1, wherein: the first wireless transceiver is coupled to at least a first peripheral component; andthe first peripheral component comprises a switch configured to couple a plurality of peripheral interconnect endpoints. 9. An apparatus, comprising: a first peripheral component interconnect (PCI) Express (PCIe) component having a first wireless transceiver, wherein: the first PCIe component is coupled to a first peripheral component; andthe apparatus implements a layered protocol including a wireless adaptation layer (WAL) and a transaction layer;the transaction layer, at the first wireless transceiver, is configured to receive data from the first peripheral component, assemble the data into one or more transaction layer packets (TLPs), and forward the TLPs to the WAL; andthe WAL, at the first wireless transceiver, is configured to receive the TLPs from the transaction layer, and assemble the TLPs in one or more wireless peripheral interconnect adaptation packets (WPAPs). 10. The apparatus of claim 9, wherein: the layered protocol includes a wireless physical layer (WPHY);the WAL, at the first wireless transceiver, is further configured to forward the WPAPs to the WPHY; andthe WPHY, at the first wireless transceiver, is configured to receive the WPAPs, construct a WPHY frame including the WPAPs, and forward the WPHY frame to a second wireless transceiver. 11. The apparatus of claim 9, wherein: the one or more WPAPs comprise at least one of a header field, a data portion, or a cyclic redundancy check (CRC) field; andassembling the TLPs comprises including the TLPs in the data portion of the one or more WPAPs. 12. The apparatus of claim 11, wherein: the header field comprises at least one of a source address, a destination address, a lane ID, or a peripheral component ID. 13. The apparatus of claim 10, wherein: the WPHY frame comprises at least a preamble or a plurality of data symbols, each of the plurality of data symbols including at least one WPAP. 14. The apparatus of claim 10, further comprising a second PCIe component coupled to a second peripheral component and having the second wireless transceiver, wherein: the WPHY, at the second wireless transceiver, is configured to receive the WPHY frame, extract the WPAPs from WPHY frame, and forward the WPAPs to the WAL;the WAL, at the second wireless transceiver, is configured to extract the TLPs from the WPAPs, and forward the TLPs to the transaction layer; andthe transaction layer, at the second wireless receiver, is configured to extract the data from the TLPs and forward the data to the second peripheral component. 15. The apparatus of claim 14, wherein each of the first peripheral component and the second peripheral component comprises one of a peripheral component interconnect express (PCIe) endpoint, a legacy endpoint, or a PCIe switch. 16. A method for wireless communications by an apparatus, comprising: receiving transaction layer packets (TLPs) at a wireless adaptation layer of a first component of the apparatus from a first peripheral component coupled to the first component of the apparatus, wherein the TLPs are received from a transaction layer of the first component of the apparatus; andassembling the TLPs, at the wireless adaptation layer, in a wireless peripheral interconnect adaptation packet (WPAP). 17. The method of claim 16, further comprising: forwarding the WPAPs to a wireless physical layer (WPHY) of the first component;constructing a WPHY frame including the WPAPs; andforwarding the PHY frame to a second component of the apparatus component of the apparatus coupled to a second peripheral component. 18. The method of claim 17, wherein the each of the first peripheral component and the second peripheral component comprises a peripheral component interconnect (PCI) Express (PCIe) endpoint, a legacy endpoint, or a PCIe switch. 19. The apparatus of claim 1, further comprising at least one antenna via which the first wireless transceiver establishes a wireless link with the second wireless transceiver, wherein the apparatus is configured as a computing device. 20. The apparatus of claim 9, further comprising at least one antenna via which the first wireless transceiver establishes a wireless link with the second wireless transceiver, wherein the apparatus is configured as a computing device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (31)
Wakayama,Koji; Sakamoto,Kenichi; Aimoto,Takeshi; Miyamoto,Takahisa, Apparatus and method for interworking between MPLS network and non-MPLS network.
Wandler Shaun ; Stevens Jeffrey C. ; Wolford Jeff W. ; Woods Robert ; Higby Danny ; Wunderlich Russ ; Deschepper Todd ; Wilson Jeffrey T., Computer system with bridge logic that includes an internal modular expansion bus and a common master interface for internal master devices.
Boyd,William T.; Freimuth,Douglas M.; Holland,William G.; Hunter,Steven W.; Recio,Renato J.; Thurber,Steven M.; Vega,Madeline, Creation and management of destination ID routing structures in multi-host PCI topologies.
Han,Chih Cheng; Chang,Ming Jiun; Chao,Hsuan Ching; Lai,Chung Hong, Method for transmitting a power-saving command between a computer system and peripheral system chips.
Kimura Takayuki Dan ; Chan Kam Yuen ; Chamberlain Roger D. ; Livingston Richard A., Mobile computing systems which automatically reconfigure to operate any devices attached to a docking module upon connection to the docking station.
Davies, Ian Robert, Safe message transfers on PCI-Express link from RAID controller to receiver-programmable window of partner RAID controller CPU memory.
Lee, Khee Wooi; Hunsaker, Mikal C.; Abramson, Darren L., Starvation prevention scheme for a fixed priority PCI-Express arbiter with grant counters using arbitration pools.
Kochis Gary ; Embree Donald ; Meyerson Robert F. ; Lewis Calvin E., Workslate computer having modular device docking stations on horizontal and vertical side portions.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.