Oversampling digital receiver for radio-frequency signals
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04W-004/00
H04W-056/00
H04B-001/00
H04B-001/04
H04B-001/40
출원번호
US-0449643
(2014-08-01)
등록번호
US-9661596
(2017-05-23)
발명자
/ 주소
Gupta, Deepnarayan
출원인 / 주소
Hypres, Inc.
대리인 / 주소
Hoffberg, Esq., Steven M.
인용정보
피인용 횟수 :
2인용 특허 :
57
초록▼
A system and method for receiving a radio frequency signal, comprising a device for digitizing, without prior alteration of frequency, an analog radio frequency representation of each of a plurality of radio frequency signals to produce a respective plurality of digital radio frequency signals havin
A system and method for receiving a radio frequency signal, comprising a device for digitizing, without prior alteration of frequency, an analog radio frequency representation of each of a plurality of radio frequency signals to produce a respective plurality of digital radio frequency signals having a respective associated radio frequency digital clock, the plurality of digital radio frequency signals having a sufficiently high respective associated clock rate to preserve an information content of an information communication present in the analog radio frequency representation; a switch matrix adapted to concurrently switch the plurality of digital radio frequency signals and associated digital radio frequency clock to ones of a plurality of digital signal processors; and a control adapted to selectively automatically control the concurrent switching of a plurality of digital signals and associated digital clock to the respective plurality of digital signal processors; wherein the digital signal processors produce processed representations of information contained in respective analog radio frequency representations.
대표청구항▼
1. A method for receiving signals, comprising: concurrently digitizing a plurality of analog radio frequency signals with digitizers, at least one digitizer having a clock rates rate of an associated digital clocks signals clock signal of at least 1 gigahertz; andconcurrently receiving and selective
1. A method for receiving signals, comprising: concurrently digitizing a plurality of analog radio frequency signals with digitizers, at least one digitizer having a clock rates rate of an associated digital clocks signals clock signal of at least 1 gigahertz; andconcurrently receiving and selectively directing a regenerated digitized plurality of analog radio frequency signals and synchronized regenerated respective digital clock signals with a non-blocking multicasting switch matrix;receiving a switching control signal; andconcurrently communicating the plurality of digitized analog radio frequency signals and the respective associated digital clock signals for each respective digitized analog radio frequency signal with the non-blocking multicasting switch matrix to a plurality of digital signal processors in dependence on the switching control signal. 2. The method according to claim 1, wherein the respective digital clock signals for at least two of the respective digitized analog radio frequency signals is independent. 3. The method according to claim 1, wherein the plurality of digitized analog radio frequency signals comprise a digitized modulated radio frequency carrier which is digitized at a clock rate above a respective Nyquist rate for the modulated radio frequency carrier. 4. The method according to claim 1, wherein each of the plurality of digitized analog radio frequency signals has a respective associated digital clock having a clock rate in excess of 1 gigahertz. 5. The method according to claim 1, wherein at least one of the respective digitized analog radio frequency signals comprises a parallel multiple binary bit digital representation of a respective analog radio frequency signal. 6. The method according to claim 1, further comprising matching a delay of a respective digitized analog radio frequency signal and respective associated digital clock signal to maintain synchronization therebetween. 7. The method according to claim 1, further comprising selectively controlling a time delay of a respective digitized analog radio frequency signal in accordance with a control signal. 8. The method according to claim 1, further comprising generating at least two associated digital clock signals having respectively different radio frequencies. 9. The method according to claim 1, further comprising altering the switching control signal to alter an output port of the non-blocking switch matrix for a respective digitized analog radio frequency signal and associated respective digital clock signal dynamically in real time. 10. The method according to claim 1, further comprising processing at least one digitized analog radio frequency signal from the non-blocking multicasting switch matrix with a digital channelizing receiver. 11. The method according to claim 1, further comprising cross correlating a digitized analog radio frequency signal from the non-blocking multicasting switch matrix at a clock rate of the respective associated digital clock signal. 12. The method according to claim 1, wherein the non-blocking multicasting switch matrix comprises a Banyan network. 13. The method according to claim 1, wherein the non-blocking multicasting switch matrix comprises: a plurality of 2×2 superconducting switch networks, each switch network configured to receive a data signal and an associated data clock signal and to selectively direct a regenerated representation of the received data signal and the associated data clock signal to one of a first output and a second output, controlled in dependence on a set line and a reset line,the plurality of 2×2 superconducting switch networks being configured as an M×N cross-point switch matrix that connects M inputs to N outputs; anda plurality of delay compensation networks configured to match delays of regenerated representations of the received data signals and the associated data clock signals at the N outputs. 14. The method according to claim 13, wherein each superconducting switch network comprises at least four switch cells, each switch cell having a non-destructive readout (NDRO) switch, and being configured as a reset-set flip-flop (RSFF). 15. The method according to claim 13, wherein each delay compensation network comprises a tunable Josephson transmission line. 16. The method according to claim 13, wherein a plurality of set lines are connected in series. 17. A method for receiving signals, comprising: concurrently digitizing a plurality of radio frequency signals to produce a plurality of digitized radio frequency signals, at a digitizer rate of at least 1 gigahertz, each of the plurality of radio frequency signals having an associated independent digital clock signal;concurrently receiving, regenerating, respectively synchronizing, and selectively directing each of the digitized plurality of radio frequency signals and associated independent clock signal for each respective digitized radio frequency signal, in accordance with a control signal, with a non-blocking multicasting switch matrix, wherein the non-blocking multicasting switch matrix is configured to regenerate and simultaneously multicast the digitized plurality of radio frequency signals and the respective associated digital clock for each respective digitized radio frequency signals as at least two independent output data streams. 18. A method for receiving signals, comprising: concurrently digitizing a plurality of radio frequency signals to produce a plurality of digitized radio frequency signals, each of the plurality of digitized radio frequency signals having an associated digital clock signal, at least one digital clock signal having a digital clock rate of at least 1 gigahertz;concurrently receiving the plurality of digitized radio frequency signals and the associated digital clock signals into a multicasting non-blocking switch matrix having a plurality of output ports; andcontrolling a respective output port of the multicasting non-blocking switch matrix for a respective digitized radio frequency signal and the respective associated digital clock signal in accordance with a digital control signal, wherein the respective digitized radio frequency signal and the respective associated digital clock signal are regenerated and selectively synchronized dependent on a respective one of the plurality of output ports selected by the digital control signal. 19. The method according to claim 18, wherein the multicasting non-blocking switch matrix comprises: a plurality of 2×2 switch networks, each switch network configured to receive a data signal and an associated data clock signal and to selectively direct a regenerated representation of the received data signal and the associated data clock signal to one of a first output and a second output, controlled in dependence on a plurality of digital signals, the plurality of 2×2 switch networks being configured as an M×N cross-point switch matrix that connects M inputs to N outputs; anda plurality of delay compensation networks configured to match delays of regenerated representations of the received data signals and the associated data clock signals at the N outputs.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (57)
Hennessy, Michael J.; Mueller, Eduard K.; Neal, Richard Ross, Bi-directional power converters.
Gherardi Bernard (Lisses FRX), Frame synchronization device for a synchronous digital bit stream divided into blocks by means of a block code and struc.
Semenov Vasili ; Schneider David F. ; Lin Jao-Ching ; Polonsky Stanislav, Interface between superconductor and semiconductor electronic circuits using phase-shift keying coded output data forma.
Ganesan, Subbu; Narayanaswamy, Ramesh; Nixon, Ian Michael; Broukhis, Leonid Alexander; Spencer, Thomas Hanni, Method for delay immune and accelerated evaluation of digital circuits by compiling asynchronous completion handshaking means.
D\Isepo Thomas C. (Orlando FL) Lai David C. (Altamonte Springs FL) Stiver Donald L. (Orlando FL), Passive identification of friend vs. foe apparatus and method.
Przybysz John X. (Penn Hills PA) Miller Donald L. (Penn Township ; Westmoreland County PA) Kang Joonhee (Plum Boro PA), Single-flux-quantum multiply-accumulator.
Przybysz John X. (Penn Hills PA) Miller Donald L. (Penn Township ; Westmoreland County PA) Naviasky Eric H. (Baltimore MD), Superconducting sigma-delta analog-to-digital converter.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.