Multi-layer, multi-material micro-scale and millimeter-scale devices with enhanced electrical and/or mechanical properties
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
B32B-015/01
G01R-001/067
출원번호
US-0017535
(2013-09-04)
등록번호
US-9671429
(2017-06-06)
발명자
/ 주소
Wu, Ming Ting
Larsen, III, Rulon J.
Kim, Young
Kim, Kieun
Cohen, Adam L.
Kumar, Ananda H.
Lockard, Michael S.
Smalley, Dennis R.
출원인 / 주소
University of Southern California
대리인 / 주소
Smalley, Dennis R.
인용정보
피인용 횟수 :
0인용 특허 :
117
초록▼
Some embodiments of the invention are directed to electrochemical fabrication methods for forming structures or devices (e.g. microprobes for use in die level testing of semiconductor devices) from a core material and a shell or coating material that (1) partially coats the surface of the structure,
Some embodiments of the invention are directed to electrochemical fabrication methods for forming structures or devices (e.g. microprobes for use in die level testing of semiconductor devices) from a core material and a shell or coating material that (1) partially coats the surface of the structure, (2) completely coats the surface of the structure, and/or (3) completely coats the surface of structural material of each layer from which the structure is formed including interlayer regions. These embodiments incorporate both the core material and the shell material into the structure as each layer is formed along with a sacrificial material that is removed after formation of all layers of the structure. In some embodiments the core material may be a material that would be removed with sacrificial material if it were accessible by an etchant during removal of the sacrificial material.
대표청구항▼
1. A multi-layer millimeter scale or micro-scale structure, comprising: a) a first planarized layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and the bottom of the at
1. A multi-layer millimeter scale or micro-scale structure, comprising: a) a first planarized layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and the bottom of the at least one core material, and wherein the first planarized layer has first lateral extents; andb) at least one intermediate planarized layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and joins the shell material of the first planarized layer or a lower intermediate layer, and wherein the at least one intermediate planarized layer has lateral extents that are different from the first lateral extents such that the at least one intermediate planarized layer may be distinguished from the first planarized layer;c) a second planarized layer comprising a capping material located directly on a adjacent intermediate layer such that the second planarized layer provides for the bounding of the core material on the adjacent intermediate layer from above, and wherein the second planarized layer has second lateral extents different from the lateral extents of the at least one intermediate planarized layer such that the second planarized layer can be distinguished from the at least one intermediate planarized layer,wherein the shell material and the capping material fully encapsulate the core material, andwherein a thickness of each layer of the multi-layer structure is in the range of 1 to 50 microns. 2. The structure of claim 1 wherein the at least one core material is a single material. 3. The structure of claim 2 wherein the at least one shell material is a single material. 4. The structure of claim 3 wherein the at least one capping material is a single material. 5. The structure of claim 1 wherein the structure comprises a compliant electronic contact element for testing integrated circuits. 6. The structure of claim 5 additionally comprising a contact tip material forming part of at least one layer. 7. The structure of claim 6 wherein the contact tip material is different from the shell material, the core material, and capping material. 8. The structure of claim 1 comprising at least two isolated regions of core material. 9. A multi-layer millimeter scale or micro-scale structure, comprising: a) a first planarized layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and the bottom of the at least one core material; andb) at least one intermediate planarized layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and joins the shell material of the first planarized layer or a lower intermediate layer;c) a second planarized layer comprising a capping material located directly on an adjacent intermediate layer such that the second planarized layer provides for the bounding of the core material on the adjacent intermediate layer from above,wherein the shell material and the capping material fully encapsulate the core material,wherein a thickness of each layer of the multi-layer structure is in the range of 1 to 50 microns,wherein the at least one core material is a single material,wherein the at least one shell material and the at least one capping material are each single materials and are the same material, and are selected from the group consisting of (1) nickel (Ni), (2) copper (Cu), (3) beryllium copper (BeCu), (4) nickel phosphorous (Ni—P), (5) tungsten (W), (6) aluminum copper (Al—Cu), (7) steel, (8) P7 alloy, (9) palladium, (10) molybdenum, (11) manganese, (12) brass, (13) chrome, (14) chromium copper (Cr—Cu), and (15) combinations of these. 10. A multi-layer structure, comprising: a) a first layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and the bottom of the at least one core material, and wherein the first layer has first lateral extents; andb) at least one intermediate layer comprising at least one core material and at least one shell material, whereby the at least one shell material completely surrounds the sides of the at least one core material and joins the shell material of the first layer or a lower intermediate layer, and wherein the at least one intermediate layer has lateral extents that are different from the first lateral extents such that the at least one intermediate layer may be distinguished from the first layer;c) a second layer comprising a capping material located directly on an adjacent intermediate layer such that the second layer provides for the bounding of the core material on the adjacent intermediate layer from above, and wherein the second layer has second lateral extents are different from the lateral extents of the at least one intermediate layer such that the second layer can be distinguished from the at least one intermediate layer,wherein the shell material and the capping material fully encapsulate the core material, and wherein the at least one shell material, the at least one core material, and the at least one capping material are metals.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (117)
VanIseghem Lawrence C. (Duluth MN), Adherent sandblast photoresist laminate.
Tata Kamesh (Schaumburg IL) Bagchi Amit (Seneca SC) Aziz Nadim M. (Clemson SC), Apparatus and method for layered modeling of intended objects represented in STL format and adaptive slicing thereof.
Jolly Renaud (Grenoble FRX) Legrand Jacques (Grenoble FRX) Petrescu Cornlia (Grenoble FRX), Apparatus for the electrolytic deposition of a metal on a weakly conductive flexible substrate electrolytic deposition p.
Chen,Richard T.; Kruglick,Ezekiel J. J.; Bang,Christopher A.; Smalley,Dennis R.; Lembrikov,Pavel B., Cantilever microprobes for contacting electronic components and methods for making such probes.
Khandros Igor Y. ; Eldridge Benjamin N. ; Mathieu Gaetan L. ; Dozier Thomas H. ; Smith William D., Contact carriers (tiles) for populating larger substrates with spring contacts.
Lembrikov, Pavel B.; Smalley, Dennis R.; Cohen, Adam L., Electrochemical fabrication method for producing multi-layer three-dimensional structures on a porous dielectric.
Cohen, Adam L.; Kumar, Ananda H.; Lockard, Michael S.; Smalley, Dennis R., Electrochemical fabrication process for forming multilayer multimaterial microprobe structures.
Alkire Richard Collin (Champaign IL) Engelmaier Werner (Mendham NJ) Kessler Thomas Jacob (East Rochester NY), Electrolytic cell with bipolar electrodes.
Eldridge Benjamin N. ; Khandros Igor Y. ; Mathieu Gaetan L. ; Pedersen David V., Electronic components with terminals and spring contact elements extending from areas which are remote from the terminals.
Cohen, Adam L.; Arat, Vacit; Lockard, Michael S.; Bang, Christopher A.; Lembrikov, Pavel B., Fabrication process for co-fabricating multilayer probe array and a space transformer.
Guckel Henry (Madison WI) Christenson Todd R. (Madison WI) Skrobis Kenneth (Madison WI), Formation of microstructures using a preformed photoresist sheet.
Ahmad Umar M. U. (Both of Hopewell Junction NY) Kumar Ananda H. (Both of Hopewell Junction NY) Perfecto Eric D. (Wappingers Falls NY) Prasad Chandrika (Wappingers Falls NY) Purushothaman Sampath (Yor, Interconnect structure having improved metallization.
Meuldijk Pieter W. (Av Vught NLX) Hoyer Willem N. H. (An Den Bosch NLX), Method and apparatus for electroplating a metallic deposit on interconnected metallic components and/or metallized produ.
Manners Chris R. ; Smalley Dennis R., Method and apparatus for identifying surface features associated with selected lamina of a three dimensional object being stereolithographically formed.
Manners Chris R. ; Smalley Dennis R., Method and apparatus for identifying surface features associated with selected lamina of a three-dimensional object bei.
Frodis,Uri; Cohen,Adam L.; Lockard,Michael S., Method and apparatus for maintaining parallelism of layers and/or achieving desired thicknesses of layers during the electrochemical fabrication of structures.
Prinz Fritz B. (5801 Northumberland St. Pittsburgh PA 15217) Weiss Lee E. (6558 Darlington Rd. Pittsburgh PA 15217), Method for fabrication of three-dimensional articles.
Blessington ; deceased Daniel R. (late of Rochester NY by Elizabeth L. Blessington ; legal representative) Marks Gary T. (Phelps NY) Sergent Jerry E. (Palmyra NY) Sline Judy A. (Romulus NY) De Lucia , Method for preparing a screen printing stencil.
Francis William L. (3409 Greenview Dr. New Albany IN 47150) Renshaw William L. (3410 Deerwood Dr. New Albany IN 47150) Hartley Steven P. (Rte. 2 ; Box 578 Georgetown IN 47122), Method of continuous electroplating and continuous electroplating machine for printed circuit board terminals.
Rath James (Orange CA) Tran William Luong-Gia (Garden Grove CA) Flynn Kathy M. (Santa Clarita CA) Tara Vinai Ming (Anaheim CA) Koes Thomas A. (Riverside CA) Nizzo Vincent J. (Tustin CA), Method of forming a multilayer printed circuit board and product thereof.
Alfred Grill ; Jeffrey Curtis Hedrick ; Christopher Vincent Jahnes ; Satyanarayana Venkata Nitta ; Kevin S. Petrarca ; Sampath Purushothaman ; Katherine Lynn Saenger ; Stanley Joseph Whitehair, Method of forming multilevel interconnect structure containing air gaps including utilizing both sacrificial and placeholder material.
Hull Charles W. (Arcadia CA) Spence Stuart T. (South Pasadena CA) Albert David J. (Saratoga CA) Smalley Dennis R. (Baldwin Park CA) Harlow Richard A. (Malibu CA) Steinbaugh Phil (Mountain View CA) Ta, Methods and apparatus for production of three-dimensional objects by stereolithography.
Saia Richard J. (Schenectady NY) Durocher Kevin M. (Waterford NY) Gorczyca Thomas B. (Schenectady NY) Ghezzo Mario (Ballston Lake NY), Methods for forming and positioning moldable permanent magnets on electromagnetically actuated microfabricated component.
Smalley,Dennis R., Methods of and apparatus for electrochemically fabricating structures via interlaced layers or via selective etching and filling of voids.
Dozier, II, Thomas H.; Eldridge, Benjamin N.; Grube, Gary W.; Khandros, Igor Y.; Mathieu, Gaetan L., Methods of removably mounting electronic components to a circuit board, and sockets formed by the methods.
Benjamin N. Eldridge ; Gary W. Grube ; Igor Y. Khandros ; Gaetan L. Mathieu, Microelectronic spring contact element and electronic component having a plurality of spring contact elements.
Eldridge,Benjamin N.; Grube,Gary W.; Khandros,Igor Y.; Mathieu,Gaetan L., Mounting spring elements on semiconductor devices, and wafer-level testing methodology.
Lockard,Michael S.; Cohen,Adam L.; Arat,Vacit; Smalley,Dennis R., Multi-layer three-dimensional structures having features smaller than a minimum feature size associated with the formation of individual layers.
Ahn Kie Y. (Chappaqua NY) Cohen Mitchell S. (Ossining NY) Powers John V. (Shenorock NY) Tao Lung-jo (San Jose CA), Pedestal bubble domain chip and processes for making same.
Romankiw, Lubomyr Taras, Process for making low dielectric constant hollow chip structures by removing sacrificial dielectric material after the chip is joined to a chip carrier.
Lessmllmann Christoph (Gernsbach DEX) Eicher Joachim (Karlsruhe DEX) Reinecke Holger (Dortmund DEX), Process for producing microstructure metallic elements.
Ahmad Umar M. (Hopewell Junction NY) Berger Daniel G. (Poughkeepsie NY) Kumar Ananda (Hopewell Junction NY) LaMaire Susan J. (Yorktown Heights NY) Prasad Keshav B. (New Paltz NY) Ray Sudipta K. (Wapp, Selective plating method for forming integral via and wiring layers.
Dozier ; II Thomas H. ; Eldridge Benjamin N. ; Grube Gary W. ; Khandros Igor Y. ; Mathieu Gaetan L., Sockets for electronic components and methods of connecting to electronic components.
Benjamin N. Eldridge ; Igor Y. Khandros ; David V. Pedersen ; Ralph G. Whitten, Special contact points for accessing internal circuitry of an integrated circuit.
Hull Charles W. (Santa Clarita CA) Spence Stuart T. (So. Pasadena CA) Lewis Charles W. (Van Nuys CA) Vinson Wayne (Valenica CA) Freed Raymond S. (Northridge CA) Smalley Dennis R. (Baldwin Park CA), Stereolithographic curl reduction.
Smalley Dennis R. (Baldwin Park CA) Nguyen Hop D. (Little Rock CA) Schmidt Kris A. (Granada Hills CA) Evans Herbert E. (Valencia CA) Freed Ray S. (Northridge CA) Jacobs Paul J. (La Crescenta CA), Surface resolution in three-dimensional objects by inclusion of thin fill layers.
Hunter Ian W. (6 Oakdale La. Lincoln MA 01773) Lafontaine Serge R. (11 Mill St. Extention Lincoln MA 01773) Madden John D. (3290 Cypress St. Vancouver B.C. CAX V6J 3N6 ), Three dimensional microfabrication by localized electrodeposition and etching.
Mettler John H. (North Haven CT) Johnson William L. (New Haven CT) Strickland William C. (North Haven CT) Zaderej Victor V. (North Haven CT), Three dimensional plating or etching process and masks therefor.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.