Electrical wiring device with protective features
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H02H-003/16
H01H-047/22
G01R-031/02
H02H-003/33
출원번호
US-0512769
(2014-10-13)
등록번호
US-9728952
(2017-08-08)
발명자
/ 주소
McMahon, Michael F.
Morgan, Kent R.
출원인 / 주소
Pass & Seymour, Inc.
대리인 / 주소
Bond Schoeneck & King, PLLC
인용정보
피인용 횟수 :
0인용 특허 :
158
초록▼
The present invention is directed to an electrical wiring device that includes an automatic test circuit configured to commence an automatic test at a predetermined time such that a test current propagates on a test conductor. The sensor assembly provides a sensor test output responsive to the test
The present invention is directed to an electrical wiring device that includes an automatic test circuit configured to commence an automatic test at a predetermined time such that a test current propagates on a test conductor. The sensor assembly provides a sensor test output responsive to the test current only if both the differential transformer and the grounded neutral transformer are operative. A fault detector circuit is configured to generate a test detection signal in response to the sensor test output only if the fault detector circuit is operable and the at least one power supply is substantially charged. A device integrity evaluation circuit includes a timer that effects a tripped state when a time measurement exceeds a threshold, the test detection signal resetting the time measurement when properly wired before the time measurement exceeds the predetermined threshold but does not reset the time measurement when miswired.
대표청구항▼
1. An electrical wiring device for use in an electrical distribution system including a plurality of line conductors coupled to a source of AC power and a plurality of load conductors, comprising: a housing including a plurality of line terminals and a plurality of load terminals, the plurality of l
1. An electrical wiring device for use in an electrical distribution system including a plurality of line conductors coupled to a source of AC power and a plurality of load conductors, comprising: a housing including a plurality of line terminals and a plurality of load terminals, the plurality of line terminals being configured to terminate the plurality of line conductors and the plurality of load terminals being configured to terminate the plurality of load conductors, the electrical wiring device being in a properly wired condition when the plurality of line conductors are terminated to the plurality of line terminals and in a miswired condition when the plurality of line conductors are terminated to the plurality of load terminals, an internal line conductor and an internal neutral conductor being disposed in the interior of the housing and coupled between the plurality of line terminals and the plurality of load terminals in a reset state and decoupled in a tripped state;a sensor assembly including a differential transformer and a grounded neutral transformer, the internal line conductor and the internal neutral conductor being routed through the differential transformer and the grounded neutral transformer;an automatic test circuit including a test conductor routed through the differential transformer and the grounded neutral transformer, the automatic test circuit being configured to commence an automatic test at a predetermined time such that a test current propagates on the test conductor, the sensor assembly providing a sensor test output responsive to the test current only if both the differential transformer and the grounded neutral transformer are operative;a protective circuit including a fault detector circuit and a power supply circuit coupled to the plurality of line terminals, the power supply circuit being charged in the reset state and charged in the tripped state and in the properly wired condition, the fault detector circuit being configured to generate a test detection signal in response to the sensor test output only if the fault detector circuit is operable and the at least one power supply is substantially charged; anda device integrity evaluation circuit coupled to the plurality of load terminals, the device integrity evaluation circuit including a timing circuit configured to provide a time measurement and a tripping stimulus to effect the tripped state when the time measurement exceeds a predetermined threshold, the test detection signal resetting the time measurement in the properly wired condition before the time measurement exceeds the predetermined threshold but does not reset the time measurement in the miswired condition. 2. The device of claim 1, wherein the test conductor is not connected to the internal line conductor or the internal neutral conductor. 3. The device of claim 1, further comprising a circuit interrupter assembly including a plurality of moveable contacts, the plurality of movable contacts being configured to be latched into the reset state in response to a reset stimulus and driven into the tripped state in response to the tripping stimulus. 4. The device of claim 3, wherein the power supply circuit is coupled to the plurality of line terminals by way of a switch disposed in parallel with an impedance component, the switch being operatively coupled to a circuit interrupter assembly to open or close in response to the tripped state or the reset state. 5. The device of claim 3, further comprising at least one circuit configured to be open circuited after AC power is initially applied to the line terminals, the at least one switch element opening and closing independently of the circuit interrupter assembly. 6. The device of claim 1, wherein the at least one power supply is coupled to the plurality of load terminals via an isolation component. 7. The device of claim 1, wherein the automatic test circuit is configured to process a signal derived from the source of AC power in order to establish the predetermined time. 8. The device of claim 7, wherein the predetermined time is based on a time constant. 9. The device of claim 7, wherein the automatic test circuit includes a resistor and a device characterized by a predetermined reactance. 10. The device of claim 1, wherein the automatic test circuit is configured to schedule the time measurement during a predetermined portion of the AC line cycle. 11. The device of claim 1, wherein the automatic test circuit is configured to propagate the test current on the test conductor during portions of a positive half cycle of the AC line cycle and portions of a negative half cycle of the AC line cycle. 12. The device of claim 1, wherein the power supply circuit is coupled to an indicator circuit when the device is in the tripped state. 13. The device of claim 1, wherein the power supply circuit is configured to substantially suppress the sensor test fault output at a predetermined time in order to prevent the test detection signal from causing a transition from the reset state to the tripped state. 14. The device of claim 1, further comprising at least one indicator, the at least one indicator including a visual indicator configured to provide a periodic visual signal when the time measurement exceeds the predetermined threshold. 15. The device of claim 1, wherein the power supply circuit is coupled to the plurality of line terminals by way of a switch disposed in parallel with an impedance component. 16. The device of claim 1, further comprising a wiring state detection circuit coupled between the line terminals and configured to provide a predetermined signal if the proper wiring condition has been effected. 17. The device of claim 16, wherein the predetermined signal includes a current flow simulating a fault condition. 18. The device of claim 1, wherein the wiring state detection circuit assembly comprises: a first circuit coupled between the plurality of line terminals and configured to provide a predetermined response in the properly wired condition, the circuit being substantially disabled after the occurrence of the predetermined response; and a second circuit coupled between the plurality of load terminals, the second circuit being configured to provide power to the device integrity evaluation circuit from the plurality of load terminals when the device is in the miswired condition and in the tripped state. 19. The device of claim 1, further comprising at least one circuit configured to be open circuited after AC power is initially applied to the line terminals. 20. The device of claim 19, wherein the at least one circuit includes at least one switch element, the predetermined current flow being conducted if the at least one switch element is closed. 21. The device of claim 20, wherein the at least one switch element includes at least one contact coupled to a printed circuit board. 22. The device of claim 1, wherein the device integrity evaluation circuit is coupled to the plurality of load terminals by way of at least one power isolation component. 23. The device of claim 22, wherein the at least one power isolation component includes an auxiliary switching element, the auxiliary switching element being configured to decouple the device integrity evaluation circuit from one of the plurality of line terminals when the circuit interrupter assembly is in the tripped state. 24. The device of claim 22, wherein the at least one power isolation component is selected from a family of components that includes air gap structures, impedance devices, semi-conducting devices, or optical coupled devices. 25. The device of claim 1, wherein the device integrity evaluation circuit further comprises: an accumulation circuit configured to derive power from the plurality of line terminals in the properly wired condition or from the plurality of load terminals in the miswired condition, the accumulation circuit being configured to accumulate charge, the time measurement being a function of accumulated charge, the accumulated charge being substantially reduced to zero in response to the test detection signal; and an actuator assembly coupled to a circuit interrupter assembly, the actuator assembly being configured to provide the tripping stimulus when the accumulated charge exceeds a predetermined threshold. 26. The device of claim 1, wherein test detection signal is configured to reset the time measurement provided by the timing circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (158)
Kim, Byung-Kook, Apparatus and method for determining mis-wiring in a ground fault circuit interrupter.
Zhang, Feng; Chen, Hongliang; Wang, Fu; Chen, Wusheng; Zhang, Yulin; Song, Huaiyin, Apparatus and methods for testing the life of a leakage current protection device.
DiSalvo, Nicholas L.; Ziegler, William R.; Germain, Frantz; Herzfeld, David; Stewart, Stephen; Bradley, Roger M., Circuit breaker with independent trip and reset lockout.
DiSalvo, Nicholas L.; Mernyk, Ross; Bradley, Roger M.; Stewart, Stephen; Germain, Frantz; Calixto, Armando, Circuit interrupting device with automatic test.
Baldwin, John Richard; Batko, Thomas James; Ellison, David Francis; McDonald, Thomas Michael, Fault interrupter using microcontroller for fault sensing and automatic self-testing.
Germain,Frantz; Stewart,Stephen, GFCI without bridge contacts and having means for automatically blocking a face opening of a protected receptacle when tripped.
Howell Edward Keith (Simsbury CT) Watrous Donald Leland (Liverpool NY) Hodgins Robert George (Canastota NY), Ground fault circuit interrupter and electronic module therefor.
Batko, Thomas James; Bonilla, Nelson; Yu, Daming; Youle, Robert William; Baldwin, John R., Ground fault circuit interruptor (GFCI) device having safe contact end-of-life condition and method of detecting same in a GFCI device.
Marcou Jean-Claude (DeWitt NY) Packard Thomas N. (Syracuse NY) Findley James K. (Manlius NY) Murphy Patrick J. (Marcellus NY), Ground fault interrupter wiring device with improved moveable contact system.
Zhang,Feng; Chen,Hongliang; Wang,Fu; Chen,Wusheng; Zhang,Yulin; Song,Huaiyin, Intelligent life testing methods and apparatus for leakage current protection.
Campolo,Steve; Disalvo,Nicholas L.; Ziegler,William R., Method of distribution of a circuit interrupting device with reset lockout and reverse wiring protection.
Germain,Frantz; Stewart,Stephen; Bradley,Roger M.; Disalvo,Nicholas L.; Ziegler,William R., Pivot point reset lockout mechanism for a ground fault circuit interrupter.
Germain,Frantz; Stewart,Stephen; Bradley,Roger M.; Chan,David Y.; DiSalvo,Nichalas L.; Ziegler,William R., Reset lockout mechanism and independent trip mechanism for center latch circuit interrupting device.
Bienwald Wolfgang F. (Melville NY) Tumsuden ; Jr. Herbert W. (Floral Park NY), Resettable circuit breaker for use in ground fault circuit interrupters and the like.
Bienwald Wolfgang F. (Melville NY) Tumsuden ; Jr. Herbert W. (Floral Park NY), Resettable circuit breaker for use in ground fault circuit interrupters and the like.
Baldwin, John R.; Fanzutti, Robert; Yu, Daming, Self testing ground fault circuit interrupter (GFCI) with end of life (EOL) detection that rejects false EOL information.
Bonilla,Nelson; Baldwin,John R.; Fanzutti,Robert; Yu,Daming; Batko,Thomas; Youle,Robert, Self testing ground fault circuit interrupter (GFCI) with end of life (EOL) indicator, secondary power supply for EOL and self test circuitry, and device for opening line hot when EOL occurs.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.