An image sensor package includes an image sensor, a window, and a molding, where the molding includes a lens holder extension portion extending upwards from the window. The lens holder extension portion includes a female threaded aperture extending from the window such that the window is exposed thr
An image sensor package includes an image sensor, a window, and a molding, where the molding includes a lens holder extension portion extending upwards from the window. The lens holder extension portion includes a female threaded aperture extending from the window such that the window is exposed through the aperture. A lens is supported in a threaded lens support. The threaded lens support is threaded into the aperture of the lens holder extension portion. The lens is readily adjusted relative to the image sensor by rotating the lens support.
대표청구항▼
1. A package comprising: a substrate comprising: a top substrate surface having a center region and a peripheral region around the center region;a bottom substrate surface; anda first conductive trace on the perimeter region;a semiconductor die coupled to the substrate, where said semiconductor die
1. A package comprising: a substrate comprising: a top substrate surface having a center region and a peripheral region around the center region;a bottom substrate surface; anda first conductive trace on the perimeter region;a semiconductor die coupled to the substrate, where said semiconductor die comprises an active area that is responsive to light; anda molding comprising: an upper molding portion comprising an aperture through which light passes to the active area of the semiconductor die; anda lower molding portion that extends downward from the upper molding portion, where a bottom surface of the lower molding portion is adhered to the perimeter region of the top substrate surface, and the lower molding portion covers at least a portion of the first conductive trace. 2. The package of claim 1, wherein the semiconductor die comprises a first bond pad that is electrically connected to the first conductive trace. 3. The package of claim 1, comprising a first conductive via that extends completely through the substrate and is electrically connected to the first conductive trace. 4. The package of claim 3, wherein the lower molding portion covers the first conductive via. 5. The package of claim 1, comprising a second conductive trace on the perimeter region of the top substrate surface, and wherein: the first conductive trace is positioned proximate a first edge of the substrate;the second conductive trace is positioned proximate a second edge of the substrate opposite the first edge of the substrate; andthe lower molding portion covers at least a portion of the second conductive trace. 6. The package of claim 5, comprising: a third conductive trace on the perimeter region of the top substrate surface and positioned proximate a third edge of the substrate; anda fourth conductive trace on the perimeter region of the top substrate surface and positioned proximate a fourth edge of the substrate opposite the third edge of the substrate,wherein the lower molding portion covers at least a respective portion of each of the third conductive trace and the fourth conductive trace. 7. The package of claim 1, wherein at least a portion of the first conductive trace is not covered by the lower molding portion. 8. The package of claim 7, wherein the at least a portion of the first conductive trace that is not covered by the lower molding portion extends from the lower molding portion toward the semiconductor die. 9. The package of claim 1, wherein: the substrate comprises a lateral substrate surface that extends between the top substrate surface and the bottom substrate surface; andthe lower molding portion comprises a lateral side that is coplanar with the lateral substrate surface. 10. The package of claim 9, comprising an adhesive layer that adheres the bottom surface of the lower molding portion to the perimeter region of the top substrate surface, the adhesive layer comprising a lateral side that is coplanar with the lateral substrate surface. 11. A package comprising: a substrate comprising: a top substrate surface having a center region and a peripheral region around the center region;a bottom substrate surface; anda first conductive trace on the perimeter region;a semiconductor die coupled to the substrate, where said semiconductor die comprises an active area that is responsive to light;a molding comprising: an upper molding portion comprising an aperture through which light passes to the active area of the semiconductor die; anda lower molding portion that extends downward from the upper molding portion, where a bottom surface of the lower molding portion is adhered to the perimeter region of the top substrate surface, and the lower molding portion covers at least a portion of the first conductive trace;a lens; anda moveable lens holder that holds the lens and is moveably coupled to the upper molding portion and positioned such that the lens is positioned directly above the active area of the semiconductor die. 12. The package of claim 11, wherein the semiconductor die comprises a first bond pad that is electrically connected to the first conductive trace. 13. The package of claim 11, comprising a first conductive via that extends completely through the substrate and is electrically connected to the first conductive trace. 14. The package of claim 11, comprising a second conductive trace on the perimeter region of the top substrate surface, and wherein: the first conductive trace is positioned proximate a first edge of the substrate;the second conductive trace is positioned proximate a second edge of the substrate opposite the first edge of the substrate; andthe lower molding portion covers at least a portion of the second conductive trace. 15. The package of claim 11, wherein: the substrate comprises a lateral substrate surface that extends between the top substrate surface and the bottom substrate surface; andthe lower molding portion comprises a lateral side that is coplanar with the lateral substrate surface. 16. A package comprising: a substrate comprising: a top substrate surface having a center region and a peripheral region around the center region;a bottom substrate surface;a first conductive trace on the perimeter region proximate a first edge of the substrate; anda second conductive trace on the perimeter region proximate a second edge of the substrate opposite the first edge of the substrate;a semiconductor die coupled to the substrate, where said semiconductor die comprises an active area that is responsive to light; anda molding comprising: an upper molding portion comprising an aperture through which light passes to the active area of the semiconductor die; anda lower molding portion that extends downward from the upper molding portion, where a bottom surface of the lower molding portion is adhered to the perimeter region of the top substrate surface, and the lower molding portion covers at least a respective portion of each of the first conductive trace and the second conductive trace. 17. The package of claim 16, comprising a movable lens holder coupled to the upper molding portion. 18. The package of claim 16, wherein the semiconductor die comprises a first bond pad that is electrically connected to the first conductive trace. 19. The package of claim 16, comprising: a first conductive via that extends completely through the substrate, is electrically connected to the first conductive trace, and is covered by the bottom surface of the lower molding portion; anda second conductive via that extends completely through the substrate, is electrically connected to the second conductive trace, and is covered by the bottom surface of the lower molding portion. 20. The package of claim 16, wherein the semiconductor die is attached to the top substrate surface.
Runyan Daniel (Hickmans) Irons Gary J. (Lincoln) Edds Thomas A. (Lincoln NE), Circuit breaker auxiliary device snap-on package and method of assembling same.
Cassarly James W. (Huntingdon PA) Rollings Robert W. (Huntingdon PA) Youngfleish Frank C. (Pennsylvania Furnace PA), Connector mounting for integrated circuit chip packages.
Iso Toshimitsu (Atsugi JPX) Nagata Kenji (Kawasaki JPX), Contact type image sensor, producing method of the same, and information processing apparatus.
Fusaroli Marzio (Milan ITX) Ceriati Laura (Sesto S. Giovanni ITX), EPROM semiconductor device erasable with ultraviolet rays and manufacturing process thereof.
Ueda Kazuhiko,JPX, Image pickup apparatus fabrication method thereof image pickup adaptor apparatus signal processing apparatus signal processing method thereof information processing apparatus and information processi.
Walton R. Thomas (Torrance CA) Hathaway James A. (Redondo Beach CA) Runyan Michael D. (Torrance CA) Turnage Michael L. (Sunnymead CA), Integrated circuit package carrier.
Suresh Ramalingam ; Nagesh Vodrahalli ; Michael J. Costello ; Mun Leong Loke ; Ravi V. Mahajan, Integrated circuit package having a substrate vent hole.
Sengupta Kabul S. ; Sklenicka Carl E. ; Thompson Deborah L. ; Arellano Raul A. ; Nagai Naoyuki,JPX ; Takehashi Nobuyuki,JPX ; Nomoto Kouichiro,JPX, Mass reflowable windowed package.
O\Regan Eoin P. (Cork IEX) Coburn Paul A. (Cork IEX) Nash Robert P. (Cork IEX) O\Donnell Pat T. (Cork IEX) Denyer Peter B. (Edinburgh GB6), Method and apparatus for coupling an optical lens to an imaging electronics array.
Bielick James D. (Oronoco MN) Hoffmeyer Mark K. (Rochester MN) Isaacs Phillip D. (Rochester MN), Method of performing solder joint analysis of semi-conductor components.
Degani Yinon (Highland Park NJ) Dudderar Thomas D. (Chatham NJ) Han Byung J. (Scotch Plains NJ) Lyons Alan M. (New Providence NJ) Tai King L. (Berkeley Heights NJ), Packaging multi-chip modules without wire-bond interconnection.
Izumi Akiya (Mobara JPX) Takemoto Iwao (Mobara JPX) Sokei Hiroichi (Mobara JPX) Kadowaki Masahiko (Mobara JPX) Iguchi Atsumu (Mobara JPX) Nakajima Junichiro (Atsugi JPX) Takahashi Masayuki (Fujisawa , Semiconductor device and video camera unit using it and their manufacturing method.
Kitaoka Kouki (Sakurai JPX) Maeda Takamichi (Ikoma JPX) Minamide Shozo (Naga-ken JPX), Solid state imaging device having a solid state image sensor and its peripheral IC mounted on one package.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.