Noble metal / non-noble metal electrode for RRAM applications
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-027/24
H01L-045/00
출원번호
US-0134128
(2016-04-20)
등록번호
US-9735358
(2017-08-15)
발명자
/ 주소
Jo, Sung Hyun
Kim, Kuk-Hwan
Kumar, Tanmay
출원인 / 주소
CROSSBAR, INC.
대리인 / 주소
Amin, Turocy & Watson, LLP
인용정보
피인용 횟수 :
1인용 특허 :
193
초록▼
A method for forming a non-volatile memory device includes disposing a junction layer comprising a doped silicon-bearing material in electrical contact with a first conductive material, forming a switching layer comprising an undoped amorphous silicon-bearing material upon at least a portion of the
A method for forming a non-volatile memory device includes disposing a junction layer comprising a doped silicon-bearing material in electrical contact with a first conductive material, forming a switching layer comprising an undoped amorphous silicon-bearing material upon at least a portion of the junction layer, disposing a layer comprising a non-noble metal material upon at least a portion of the switching layer, disposing an active metal layer comprising a noble metal material upon at least a portion of the layer, and forming a second conductive material in electrical contact with the active metal layer.
대표청구항▼
1. A method for forming a non-volatile memory device comprises: forming a resistive switching layer comprising an amorphous silicon-bearing material in electrical contact with a first conductive material layer disposed within a substrate;disposing a barrier layer comprising a non-noble metal-contain
1. A method for forming a non-volatile memory device comprises: forming a resistive switching layer comprising an amorphous silicon-bearing material in electrical contact with a first conductive material layer disposed within a substrate;disposing a barrier layer comprising a non-noble metal-containing material adjacent to and in contact with at least a portion of the switching layer;disposing an active metal layer comprising a noble metal-containing material adjacent to and in contact with at least a portion of the barrier layer, wherein the active metal layer is substantially free of oxygen as-deposited, and wherein particles of the active metal layer are selectively configured to form a filament structure within the amorphous silicon-bearing material; andforming a second conductive material in electrical contact with the active metal layer, wherein the non-volatile memory device is configured to transition to a low resistance state in response to a positive program voltage and to transition to a high resistance state in response to a negative erase voltage. 2. The method of claim 1, wherein the non-noble metal-containing material is selected from a group consisting of: titanium alloy, aluminum alloy, tungsten alloy, titanium nitride, tungsten nitride, aluminum nitride, copper, copper alloy, a metal oxide, and a metal nitride. 3. The method of claim 1, wherein the non-noble metal-containing material is selected from a group consisting of: titanium-containing material,aluminum-containing-material, tungsten-containing material. 4. The method of claim 1, wherein the noble metal-containing material is selected from a group consisting of: gold, platinum, palladium, and silver alloy. 5. The method of claim 1, wherein the non-noble metal-containing material has a thickness within a range of approximately 20 angstroms to approximately 50 angstroms. 6. The method of claim 5, wherein the barrier layer has a thickness within a range of approximately 1 nm to approximately 5 nm. 7. The method of claim 6, wherein the resistive switching layer has a thickness within a range of approximately 2 nm to approximately 5 nm. 8. The method of claim 1, wherein the amorphous silicon-bearing material in the resistive switching layer comprises a plurality of defect sites and is selected from a group consisting of: undoped amorphous silicon, a SiOx material, and an undoped SiOx. 9. The method of claim 1, further comprising disposing an additional layer over the barrier layer and in contact with the barrier layer and the active metal layer, the additional layer includes amorphous silicon, wherein the amorphous silicon-bearing material of the resistive switching layer comprises an undoped SiOx;wherein the barrier layer comprises a titanium-containing material;wherein the amorphous silicon of the additional layer comprises an undoped SiOx; andwherein the active metal layer comprises a silver-containing material. 10. The method of claim 1, wherein the first conductive material layer, the resistive switching layer, the barrier layer, and the active metal layer form a resistive switching device; andwherein the substrate comprises a MOS device formed therein coupled to the resistive switching device, wherein the MOS device comprises a controlling circuit associated with the resistive switching device. 11. The method of claim 1, wherein the first conductive material layer comprises a junction layer; and wherein the resistive switching layer is adjacent to and in contact with the junction layer. 12. The method of claim 1, further comprising: forming one or more pillar-like structures comprising the resistive switching layer, the barrier layer, and the active metal layer, wherein top surfaces of the one or more pillar-like structures are co-planar with a dielectric material; andforming a wiring material layer adjacent to and in contact with the tops of the one or more pillar-like structures. 13. The method of claim 12, further comprising: disposing a diffusion barrier material layer overlying and in contact with at least a portion of the active metal layer, wherein the pillar-like structures include the diffusion barrier material layer, and the diffusion barrier material layer is selected from a group consisting of: a non-noble material, a titanium-containing material, a titanium nitride material, a tungsten-containing material, and a non-noble metal nitride; andwherein the wiring material layer comprises a metal selected from a group consisting of: copper, tungsten and aluminum. 14. The method of claim 13, further comprising: defining a hard mask layer on top of the diffusion barrier material layer;etching the resistive switching layer, the barrier layer, the active metal layer and the diffusion barrier material layer to form the one or more pillar-like structures;depositing the dielectric material above and around the one or more pillar-like structures; andplanarizing the dielectric material and exposing the top surfaces of the one or more pillar-like structures. 15. A non-volatile memory device comprises: a substrate having a first wiring layer comprising a first conductive material disposed thereon;a silicon-bearing resistive switching layer disposed upon the substrate and in electrical contact with the first conductive material, wherein the silicon-bearing resistive switching layer comprises a plurality of defect sites;a first layer comprising a noble metal-containing material substantially free of oxygen as-deposited disposed adjacent to and in contact with at least a portion of the silicon- bearing resistive switching layer;an active metal-containing layer disposed adjacent to and in contact with at least a portion of the first layer, wherein a positive bias applied at the active metal-containing layer switches the non-volatile memory device to a low electrical resistance, and wherein a negative bias applied at the active-metal-containing layer switches the non-volatile memory device to a high electrical resistance, and wherein particles of the noble metal-containing material are disposed within at least some defect sites within the silicon-bearing resistive switching layer; anda layer in part comprising an oxidized form of a non-noble metal-containing material formed between at least a portion of the first layer and at least a portion of the silicon- bearing resistive switching layer. 16. The non-volatile memory device of claim 15, wherein the oxidized form of the non-noble metal-containing material is selected from a group consisting of: titanium oxide, aluminum oxide, and tungsten oxide. 17. The non-volatile memory device of claim 15, wherein the noble metal-containing material is selected from a group consisting of: silver alloy, gold, platinum, and palladium. 18. The non-volatile memory device of claim 15, wherein the non-noble metal containing material has a thickness within a range of approximately 20 angstroms to approximately 50 angstroms. 19. The non-volatile memory device of claim 15, wherein the layer has a thickness within a range of approximately 1 nm to approximately 5 nm. 20. The non-volatile memory device of claim 19, wherein the silicon-bearing resistive switching material has a thickness within a range of approximately 2 nm to approximately 5 nm. 21. The non-volatile memory device of claim 15, wherein the silicon-bearing resistive switching material is selected from a group consisting of: an amorphous silicon and a SiOx. 22. The non-volatile memory device of claim 15, wherein the silicon-bearing resistive switching material comprises an undoped SiOx;wherein the oxidized form of the non-noble metal-containing material comprises titanium oxide or tungsten oxide; andwherein the active metal-containing layer comprises a silver alloy. 23. The non-volatile memory device of claim 15, wherein the silicon-bearing resistive switching material, the barrier layer, and the active metal layer form a memory; andwherein the substrate comprises a MOS device therein, wherein the MOS device comprises a controlling circuit associated with the memory. 24. The non-volatile memory device of claim 15, further comprising: a diffusion barrier material layer disposed overlying and in contact with the active metal-containing layer;wherein the resistive switching layer, the barrier layer, the active metal layer and the diffusion barrier material layer are configured as one or more pillar-like structures; andwherein a second wiring layer is disposed in contact with top surfaces of the one or more pillar-like structures. 25. The non-volatile memory device of claim 24, wherein the diffusion barrier material layer is selected from a group consisting of: a non-noble metal material, a titanium-containing material, a titanium nitride material, a tungsten-containing material, and a non-noble metal nitride; andwherein the second wiring layer comprises a metal selected from a group consisting of: copper, tungsten and aluminum. 26. The non-volatile memory device of claim 24, further comprising: a dielectric material disposed surrounding and adjacent to the one or more pillar-like structures, wherein the dielectric material is co-planar with the top surfaces of the one or more pillar-like structures.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (193)
Bandyopadhyay, Abhijit; Hou, Kun; Maxwell, Steven, 3D polysilicon diode with low contact resistance and method for forming same.
Owen Alan E. (Edinburgh GB6) Snell Anthony J. (Penicuik GB6) Hajto Janos (Edinburgh GB6) Lecomber Peter G. (Dundee GB6) Rose Mervyn J. (Forfar GB6), Amorphous silicon memory.
Kuramoto Yuuji,JPX ; Maekawa Hirotoshi,JPX ; Anzai Kiyoharu,JPX, Analog signal detecting circuit, and AC side current detector of semiconductor power conversion device.
Mei Ping ; Lu Jeng Ping ; Lemmi Francesco ; Street Robert A. ; Boyce James B., Continuous amorphous silicon layer sensors using doped poly-silicon back contact.
Endo Masayuki (Osaka JPX) Kawaguchi Akemi (Osaka JPX) Nishio Mikio (Osaka JPX) Hashimoto Shin (Osaka JPX), Electroless plating bath used for forming a wiring of a semiconductor device, and method of forming a wiring of a semico.
Ovshinsky Stanford R. (2700 Squirrel Rd. Bloomfield Hills MI 48013) Hudgens Stephen J. (2 Alexandria Towne Southfield MI 48075) Strand David A. (2091 Daintree West Bloomfield MI 48323) Czubatyj Wolod, Homogeneous composition of microcrystalline semiconductor material, semiconductor devices and directly overwritable memo.
Freeman Richard D. (San Carlos CA) Linoff Joseph D. (San Jose CA) Saxe Timothy (Los Altos CA), Logic cell and routing architecture in a field programmable gate array.
Sugiyama, Hideyuki; Saito, Yoshiaki, Magneto-resistance effect element with a surface contacting with a side face of electrode having a magnetization direction.
Schricker, April; Herner, Brad; Konevecki, Michael W., Memory cell that employs a selectively deposited reversible resistance-switching element and methods of forming the same.
Schricker, April; Herner, Brad; Clark, Mark, Memory cell that employs a selectively grown reversible resistance-switching element and methods of forming the same.
Chen, Yung-Tin; Pan, Chuanbin; Mihnea, Andrei; Maxwell, Steven; Hou, Kun, Memory cells having storage elements that share material layers with steering elements and methods of forming the same.
Bertin, Claude L.; Huang, X. M. Henry; Rueckes, Thomas; Sivarajan, Ramesh, Memory elements and cross point switches and arrays of same using nonvolatile nanotube blocks.
Forouhi Abdul R. (San Jose CA) Hawley Frank W. (Campbell CA) McCollum John L. (Saratoga CA) Yen Yeouchung (San Jose CA), Metal-to-metal antifuse with conductive.
Luo, Xiao; Yu, David Chang-Cheng, Method and system for providing a sense amplifier and drive circuit for spin transfer torque magnetic random access memory.
Ohtake, Fumio; Akasaka, Yasushi; Murakoshi, Atsushi; Suguro, Kyoichi, Method for fabricating semiconductor device having gate electrode with polymetal structure of polycrystalline silicon film and metal film.
Liaw, Corvin; Angerbauer, Michael; Hoenigschmid, Heinz, Method of determining a memory state of a resistive memory cell and device measuring the memory state of a resistive memory cell.
Pruijmboom Armand ; Jansen Alexander C. L.,NLX ; Koster Ronald,NLX ; Van Der Wel Willem,NLX, Method of manufacturing a semiconductor device with a BiCMOS circuit.
Kumar, Nitin; Tong, Jinhong; Lang, Chi I; Chiang, Tony; Phatak, Prashant B., Methods for forming nonvolatile memory elements with resistive-switching metal oxides.
Eun, Sung Ho; Oh, Jae Hee; Park, Jae Hyun; Kim, Jung In; Ko, Seung Pil; Oh, Yong Tae, Methods of fabricating a semiconductor device including a self-aligned cell diode.
Lee, Thomas H.; Subramanian, Vivek; Cleeves, James M.; Walker, Andrew J.; Petti, Christopher J.; Kouznetzov, Igor G.; Johnson, Mark G.; Farmwald, Paul Michael; Herner, Brad, Monolithic three dimensional array of charge storage devices containing a planarized surface.
Hong, Edward; Ramachandran, Avinash, Motion refinement engine for use in video encoding in accordance with a plurality of sub-pixel resolutions and methods for use therewith.
Chen, Xiying; Yen, Bing K.; Nguyen, Dat; Xu, Huiwen; Samachisa, George; Kumar, Tanmay; Ping, Er-Xuan, Multilevel nonvolatile memory device containing a carbon storage material and methods of making and using same.
Manning, H. Montgomery; Rueckes, Thomas; Bertin, Claude L.; Ward, Jonathan W.; Derderian, Garo, NRAM arrays with nanotube blocks, nanotube traces, and nanotube planes and methods of making same.
Owen Alan E. (Edinburgh GB6) Sarrabayrouse Gerard (Tolouse FRX) LeComber Peter G. (Dundee GB6) Spear Walter E. (Dundee GB6), Non-volatile amorphous semiconductor memory device utilizing a forming voltage.
Takahashi, Haruo; Hanzawa, Kouichi; Matsumoto, Takafumi, Optical film thickness controlling method, optical film thickness controlling apparatus, dielectric multilayer film manufacturing apparatus, and dielectric multilayer film manufactured using the same controlling apparatus or manufacturing apparatus.
Lee, Chang-bum; Park, Young-soo; Lee, Myung-jae; Wenxu, Xianyu; Kang, Bo-soo; Ahn, Seung-eon; Kim, Ki-hwan, Resistive memory devices and methods of manufacturing the same.
Rose Mervyn J. (Angus GBX) Hajto Janos (Edinburgh GBX) Owen Alan E. (Edinburgh GBX) Osborne Ian S. (Dundee GBX) Snell Anthony J. (Midlothian GBX) Le Comber ; deceased Peter G. (late of Dundee GBX by , Resistive memory element.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor integrated circuit device, method of manufacturing the same, and method of driving the same.
Kim, Myoung Sub; Kim, Soo Gil; Park, Nam Kyun; Kim, Sung Cheoul; Do, Gap Sok; Sim, Joon Seop; Lee, Hyun Jeong, Semiconductor intergrated circuit device, method of manufacturing the same, and method of driving the same.
Eichman Eric C. (Phoenix AZ) Salt Thomas C. (Chandler AZ), Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Eichman Eric C. ; Salt Thomas C., Semiconductor memory device and write-once, read-only semiconductor memory array using amorphous-silicon and method ther.
Chang Shou-Zen,TWX ; Tsai Chaochieh,TWX ; Ho Chin-Hsiung ; Lin Cheng Kun,TWX, Silicon and arsenic double implanted pre-amorphization process for salicide technology.
Maddox ; III Roy L. (Boise ID) Mathews Viju K. (Boise ID) Fazan Pierre C. (Boise ID), Single mask process for forming both n-type and p-type gates in a polycrystalline silicon layer during the formation of.
Gee, Harry Yue; Clark, Mark Harold; Maxwell, Steven Patrick; Jo, Sung Hyun; Vasquez, Jr., Natividad, Sub-oxide interface layer for two-terminal memory.
Sugita,Yasunari; Odagawa,Akihiro; Adachi,Hideaki; Yotsuhashi,Satoshi; Kanno,Tsutomu; Ohnaka,Kiyoshi, Variable resistance element, method of manufacturing the element, memory containing the element, and method of driving the memory.
Canaperi,Donald F.; Dalton,Timothy J.; Gates,Stephen M.; Krishnan,Mahadevaiyer; Nitta,Satya V.; Purushothaman,Sampath; Smith,Sean P. E., Very low effective dielectric constant interconnect Structures and methods for fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.