Method for increasing the integration level of superconducting electronics circuits, and a resulting circuit
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-039/22
H01L-039/02
H01L-027/18
H01L-039/24
출원번호
US-0508514
(2014-10-07)
등록번호
US-9741918
(2017-08-22)
발명자
/ 주소
Yohannes, Daniel
Kirichenko, Alexander F.
Vivalda, John
Hunt, Richard
출원인 / 주소
Hypres, Inc.
대리인 / 주소
Hoffberg, Esq., Steven M.
인용정보
피인용 횟수 :
2인용 특허 :
264
초록▼
A method for increasing the integration level of superconducting electronic circuits, comprising fabricating a series of planarized electrically conductive layers patterned into wiring, separated by planarized insulating layers, with vias communicating between the conductive layers. Contrary to the
A method for increasing the integration level of superconducting electronic circuits, comprising fabricating a series of planarized electrically conductive layers patterned into wiring, separated by planarized insulating layers, with vias communicating between the conductive layers. Contrary to the standard sequence of patterning from the bottom up, the pattern of vias in at least one insulating layer is formed prior to the pattern of wiring in the underlying conductive layer. This enables a reduction in the number of planarization steps, leading to a fabrication process which is faster and more reliable. In a preferred embodiment, the superconductor is niobium and the insulator is silicon dioxide. This method can provide 10 or more wiring layers in a complex integrated circuit, and is compatible with non-planarized circuits placed above the planarized wiring layers.
대표청구항▼
1. A planarized integrated circuit on a substrate, comprising: a series of planarized layers comprising at least two layers, formed successively on the substrate, each respective layer comprising: an electrically conductive via layer, patterned into a set of vias which define a set of vertically ext
1. A planarized integrated circuit on a substrate, comprising: a series of planarized layers comprising at least two layers, formed successively on the substrate, each respective layer comprising: an electrically conductive via layer, patterned into a set of vias which define a set of vertically extending structures which electrically interconnect with conductive structures of an adjacent layer; an electrically conductive layer, formed by deposition over, and adjacent to, the electrically conductive via layer patterned into the set of vias, the electrically conductive layer-being patterned into a set of wires by removal of portions of the electrically conductive layer surrounding the set of wires, with the set of vertically extending structures extending above the set of wires which do not overly the set of vias; a first insulating layer formed over the electrically conductive via layer and the electrically conductive layer which is etched using an anisotropic etch process, to maintain a nonplanar raised Caldera pattern surrounding edges of the set of wires; and a second insulating layer formed over the set of wires and the set of vias, formed over the first insulating layer having the maintained raised Caldera pattern surrounding edges of the set of wires, to produce a conformal coating, which is etched using an anisotropic etch process, to maintain conformally coated raised Caldera pattern surrounding edges of the set of wires, and raised Caldera pattern surrounding edges of the set of vias, the second insulating layer being planarized to expose upper portions of the set of vertically extending structures, and remove the conformally coated raised Caldera pattern surrounding edges of the set of wires and the raised Caldera pattern surrounding edges of the set of vias, wherein the conformally coated raised Caldera pattern is independent of the set of vertically extending structures, wherein the electrically conductive layer, electrically conductive via layer, first insulating layer and second planarized insulating layer being formed as a four layer stack which is planarized once, such that upper portions of the set of vertically extending structures are exposed through the planarized second insulating layer, and wherein the electrically conductive via layer of a respective planarized layer is formed over exposed upper portions of the set of vertically extending structures of a respectively lower planarized layer. 2. The integrated circuit of claim 1, wherein at least one of the electrically conductive layer and the electrically conductive via layer comprises a niobium-based superconductive material. 3. The integrated circuit of claim 1, wherein the insulating layer comprises silicon dioxide. 4. The integrated circuit of claim 1, further comprising at least one non-planarized circuit layer lying above at least one planarized layer. 5. The integrated circuit of claim 1, further comprising at least one Josephson junction formed within a planarized layer, electrically connected to the set of wires. 6. The integrated circuit of claim 1, further comprising a single-flux-quantum circuit formed having a Josephson junction within a planarized layer, electrically connected to the set of wires. 7. The integrated circuit of claim 1, wherein a minimum transverse dimension of a conductive wire is less than 1 micron. 8. The integrated circuit of claim 1, wherein at least one conductive layer comprises a ground plane. 9. The superconducting integrated circuit of claim 1, wherein at least 10 planarized layers are present. 10. The planarized integrated circuit of claim 1, wherein the raised Caldera pattern surrounding edges of the set of vias is formed by a complementary-to-the-metal-mask pattern mask biased for misalignment compensation, and reactive ion etching. 11. The planarized integrated circuit of claim 10, wherein the electrically conductive layer and the electrically conductive via layer are each formed of a cryogenically superconductive material. 12. A planarized integrated circuit on a substrate, comprising a series of successive planarized sets of layers, at least one planarized set of layers comprising: an electrically conductive via layer patterned into a set of vias having via edges, formed on a planar surface; a patterned electrically conductive layer formed into a set of wires having wire edges, superposed on the patterned electrically conductive via layer, wherein portions where the set of wires which coincide in a plane of the planarized set of layers with the set of vias, define vertically extending conductive structures configured to provide a conductive path between the set of wires of the respective layer and a set of wires of an adjacent layer; a first insulating sublayer conformally surrounding the set of wires and the set of vias, which is anisotropically etched to produce a raised pattern having first protrusions corresponding to the wire edges; and a second insulating sublayer, deposited over the first insulating sublayer, having a raised pattern comprising second protrusions corresponding to the first protrusions, and the set of vias, which is anisotropically etched to produce a modified raised pattern having third protrusions corresponding to the via edges, and the second protrusions, the second insulating sublayer being planarized after the anisotropic etch, such that portions of the vertically extending structures are exposed at an upper surface of the planarized second insulating sublayer, and edges of the planarized second insulating sublayer around the exposed portions of the vertically extending structures, comprise planarized Caldera edges, and portions of the set of wires not superposed on the set of vias are covered by the first insulating sublayer and the second insulating sublayer. 13. The planarized integrated circuit of claim 12, wherein the electrically conductive via layer of a subsequent planarized set of layers is disposed on a planarized surface of a respective planarized second insulating sublayer of a preceding set of layers, formed by plasma-enhanced, chemical vapor deposition, in electrical contact with the exposed portions of the vertically extending structures of the preceding planarized set of layers. 14. The planarized integrated circuit of claim 12, wherein the planarized second insulating sublayer has a chemical-mechanical polishing planarized surface. 15. The planarized integrated circuit of claim 12, comprising at least 8 successive planarized sets of layers. 16. The planarized integrated circuit of claim 12, wherein at least one of the electrically conductive layer, and the electrically conductive via layer is a sputtered layer. 17. The planarized integrated circuit of claim 12, wherein at least one of the electrically conductive layer and the electrically conductive via layer has a reactive ion etching-formed pattern. 18. The planarized integrated circuit of claim 12, further comprising at least one Josephson junction formed within a planarized set of layers, electrically connected to the set of wires. 19. The planarized integrated circuit of claim 12, wherein the raised pattern having first protrusions is formed by a complementary-to-the-metal-mask pattern mask biased for misalignment compensation, and reactive ion etching. 20. The planarized integrated circuit of claim 19, wherein the electrically conductive layer and the electrically conductive via layer are each formed of a cryogenically superconductive material, without any intervening layer. 21. A planarized integrated circuit having a substrate, comprising at least one planarized layer formed on the substrate, the at least one planarized layer comprising: at least two layers of cryogenically superconductive material formed on a planar surface, comprising a wiring layer patterned to provide lateral conductive pathways in a plane of a respective layer, and a via layer patterned to provide vertically conductive pathways to an overlying layer, wherein the via layer of a respective planarized layer is patterned prior to superposition of the wiring layer of the respective planarized layer, such that a respective via of the respective planarized layer comprises a stack of the electrically conductive via layer and the superposed electrically conductive layer having a height above a surrounding portion of the wiring layer; and an insulating layer formed over the at least two layers of cryogenically superconductive material, comprising a first non-planarized, anisotropically etched, insulating sublayer covering the wiring layer and having a pattern of vertical protrusions corresponding to edges of the wiring layer, and a second anisotropically etched planarized insulating sublayer formed over the first non-planarized insulating layer, which is planarized to expose an upper portion of the stacks of electrically conductive via layer and the electrically conductive layer, and wherein an edge of the insulating layer surrounding the exposed upper portion of the stacks of electrically conductive via layer comprise planarized Caldera edges. 22. The planarized integrated circuit according to claim 21, wherein the electrically conductive via layer and the electrically conductive layer are each formed of a cryogenically superconducting material, without any layer therebetween, the integrated circuit further comprising a least two Josephson junctions electrically communicating through at least one wiring layer. 23. The planarized integrated circuit of claim 21, comprising at least 8 successive planarized layers.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (264)
Lung, Hsiang-Lan, 4F2 self align fin bottom electrodes FET drive phase change memory.
Knight Thomas F. (Belmont MA) Salzman David B. (Washington DC), Apparatus for non-conductively interconnecting integrated circuits using half capacitors.
Gill, Hardayal Singh; Katine, Jordan Asher; Zeltser, Alexander, CPP read sensor having constrained current paths made of lithographically-defined conductive vias with surrounding oxidized metal sublayers and method of making same.
Baek, In Gyu; Lee, Moon Sook, Cross-point nonvolatile memory devices using binary metal oxide layer as data storage material layer and methods of fabricating the same.
Frank, Matthias; Mears, Carl A.; Labov, Simon E.; Hiller, Larry J.; Barfknecht, Andrew T., Cryogenic, high-resolution x-ray detector with high count rate capability.
Camilletti Robert C. (Midland MI) Saadat Irfan (Santa Clara CA) Thomas Michael (Milpitas CA), Curing hydrogen silsesquioxane resin with an electron beam.
Ballance David S. (Midland MI) Eckstein Marie N. (Midland MI) Loboda Mark J. (Midland MI) Michael Keith W. (Midland MI) Shelton Liberty B. (Farmington MI), Curing silicon hydride containing materials by exposure to nitrous oxide.
Emma Philip George ; Hwang Wei ; Gates Stephen McConnell, Decoupling capacitor structure distributed above an integrated circuit and method for making same.
Braren Bodil E. (Hartsdale NY) Brown Karen H. (Yorktown Heights NY) Perry Kathleen A. (West Hills CA) Srinivasan Rangaswamy (Yorktown Heights NY) Sugerman Alvin (Hopewell Junction NY), Deposition method for high aspect ratio features using photoablation.
Miedema Andries R. (Eindhoven NLX) Van Der Kolk Gerrit J. (Eindhoven NLX) Duchateau Johan P. W. B. (Eindhoven NLX), Device and method of manufacturing a device.
Van Der Kolk Gerrit J. (Eindhoven NLX) Baller Theunis S. (Eindhoven NLX) Dam Bernard (Eindhoven NLX) De Reus Roger (Amsterdam NLX) Saris Frans W. (Amsterdam NLX), Device and method of manufacturing a device.
Summerfelt Scott R. (Dallas TX) Beratan Howard R. (Richardson TX) Kirlin Peter S. (Bethel CT) Gnade Bruce E. (Dallas TX), High-dielectric-constant material electrodes comprising thin platinum layers.
Summerfelt Scott R. (Dallas TX) Beratan Howard R. (Richardson TX) Kirlin Peter S. (Bethel CT) Gnade Bruce E. (Dallas TX), High-dielectric-constant material electrodes comprising thin platinum layers.
Summerfelt Scott R. (Dallas TX) Beratan Howard R. (Richardson TX) Kirlin Peter S. (Bethel CT) Gnade Bruce E. (Dallas TX), High-dielectric-constant material electrodes comprising thin platinum layers.
Summerfelt Scott R. (Dallas TX) Beratan Howard R. (Richardson TX) Gnade Bruce E. (Dallas TX), High-dielectric-constant material electrodes comprising thin ruthenium dioxide layers.
Hanneman Larry F. (Midland MI) Gentle Theresa E. (Midland MI) Sharp Kenneth G. (Landenberg PA), Hydrogen silsesquioxane resin fractions and their use as coating materials.
Semenov Vasili ; Schneider David F. ; Lin Jao-Ching ; Polonsky Stanislav, Interface between superconductor and semiconductor electronic circuits using phase-shift keying coded output data forma.
Kennedy Alvin P. (Midland MI) Bratton Larry D. (Lake Jackson TX) Jezic Zdravko (Lake Jackson TX) Lane Eckel R. (Midland MI) Perettie Donald J. (Midland MI) Richey W. Frank (Lake Jackson TX) Babb Davi, Laminates of polymer shaving perfluorocyclobutane rings.
Kennedy Alvin P. (Midland MI) Bratton Larry D. (Lake Jackson TX) Jezie Zdravko (Lake Jackson TX) Lane Eckel R. (Midland MI) Perettie Donald J. (Midland MI) Richey W. Frank (Lake Jackson TX) Babb Davi, Laminates of polymers having perfluorocyclobutane rings and polymers containing perfluorocyclobutane rings.
Chandra Grish (Midland MI) Haluska Loren A. (Midland MI) Michael Keith W. (Midland MI) Bilgrien Carl J. (Midland MI), Low temperature process for converting silica precursor coatings to ceramic silica coatings by exposure to ammonium hydr.
Rinerson,Darrell; Longcor,Steven W.; Hsia,Steve Kuo Ren; Kinney,Wayne; Ward,Edmond R.; Chevallier,Christophe J., Memory array with high temperature wiring.
Burns Michael J. ; de la Houssaye Paul R. ; Garcia Graham A. ; Russell Stephen D. ; Clayton Stanley R. ; Barfknecht Andrew T., Method for making a monolithic integrated high-T.sub.c superconductor-semiconductor structure.
Lai, Erh Kun; Ho, ChiaHua; Hsieh, Kuang Yeu, Method for manufacturing a resistor random access memory with reduced active area and reduced contact areas.
Nakamura Takao,JPX ; Inada Hiroshi,JPX ; Iiyama Michitomo,JPX, Method for manufacturing a superconducting device having a reduced thickness of oxide superconducting layer.
Nakamura Takao (Osaka JPX) Inada Hiroshi (Osaka JPX) Iiyama Michitomo (Osaka JPX), Method for manufacturing a three-terminal superconducting device having an extremely short superconducting channel.
Tanaka So (Osaka JPX) Iiyama Michitomo (Osaka JPX), Method for manufacturing superconducting thin film formed of oxide superconductor having non superconducting region and.
Inada Hiroshi,JPX ; Tanaka So,JPX ; Iiyama Michitomo,JPX, Method for patterning a layer on oxide superconductor thin film and superconducting device manufactured thereby.
Moriceau, Hubert; Morales, Christophe; Zussy, Marc; Dechamp, Jerome, Method for providing mixed stacked structures, with various insulating zones and/or electrically conducting zones vertically localized.
Ehara Kohei (Kodaira JPX) Muramoto Susumu (Hachioji JPX) Morimoto Takashi (Tokorozawa JPX) Matsuo Seitaro (Hachioji JPX) Itsumi Manabu (Hoya JPX), Method for the manufacture of semiconductor device using refractory metal in a lift-off step.
Nagasawa,Shuuichi; Hidaka,Mutsuo; Tanabe,Keiichi, Method of configuring superconducting random access memory, device structure of the same, and superconducting drive circuit.
Flannery William E. (Norristown PA) Josephs Richard M. (Willow Grove PA) Stein Barry F. (Dresher PA) Wang Tsing-Chow (Norristown PA) Young Peter L. (North Wales PA), Method of making improved tunnel barriers for superconducting Josephson junction devices.
Young Peter L. (North Wales PA) Stein Barry F. (Dresher PA) Sheppard John E. (Cornwells Heights PA), Method of making planarized Josephson junction devices.
Nakanishi, Hayato; Furusawa, Masahiro; Kuribayashi, Mitsuru; Hirai, Toshimitsu, Method of manufacturing an electric optical device in which external connection terminals are formed.
Nakanishi, Hayato; Furusawa, Masahiro; Kuribayashi, Mitsuru; Hirai, Toshimitsu, Method of manufacturing an electric optical device in which external connection terminals are formed.
Wellstood Frederick C. (Berkeley CA) Kingston John J. (Oakland CA) Clarke John (Berkeley CA), Microelectronic superconducting device with multi-layer contact.
Burns Michael J. ; de la Houssaye Paul R. ; Garcia Graham A. ; Russell Stephen D. ; Clayton Stanley R. ; Barfknecht Andrew T., Monolithic integrated high-T.sub.c superconductor-semiconductor structure.
Frye Cecil L. (Midland MI) Haluska Loren A. (Midland MI) Weiss Keith D. (Cary NC) Baney Ronald H. (Midland MI), Perhydrosiloxane copolymers and their use as coating materials.
Sager, Brian M.; Roscheisen, Martin R.; Petritsch, Klus; Pichler, Karl; Fidanza, Jacqueline; Yu, Dong, Photovoltaic devices fabricated by growth from porous template.
Gallagher William J. (Ardsley NY) Hu Chao-Kun (Somers NY) Jaso Mark A. (Yorktown Heights NY) Ketchen Mark B. (Hadley MA) Kleinsasser Alan W. (Putnam Valley NY) Pearson Dale J. (Yorktown Heights NY), Planarization of Josephson integrated circuit.
Kircher ; Charles John ; Zappe ; Hans Helmut, Process for fabricating above and below ground plane wiring on one side of a supporting substrate and the resulting cir.
Tanaka So (Osaka JPX) Inada Hiroshi (Osaka JPX) Iiyama Michitomo (Osaka JPX), Process for preparing Josephson junction device having weak link of artificial grain boundary.
George L. Kerber ; Michael Leung, Process for reducing surface roughness of superconductor integrated circuit having a ground plane of niobium nitride of improved smoothness.
Kerber George L. ; Leung Michael, Process for reducing surface roughness of superconductor integrated circuit having a ground plane of niobium nitride of improved smoothness.
Babb David A. ; Richey W. Frank ; Clement Katherine ; Peterson Edward R. ; Kennedy Alvin P. ; Jezic Zdravko ; Bratton Larry D. ; Lan Eckel ; Perettie Donald J., Resin transfer molding process for composites.
Li,Tingkai; Hsu,Sheng Teng; Ulrich,Bruce D.; Burgholzer,Mark A.; Hill,Ray A., Selective etching processes of silicon nitride and indium oxide thin films for FeRAM device applications.
Ding, Hanyi; Woods, Jr., Wayne H., Structure, structure and method for providing an on-chip variable delay transmission line with fixed characteristic impedance.
Ding, Hanyi; Woods, Jr., Wayne H., Structure, structure and method for providing an on-chip variable delay transmission line with fixed characteristic impedance.
Ding, Hanyi; Woods, Jr., Wayne H., Structure, structure and method for providing an on-chip variable delay transmission line with fixed characteristic impedance.
Nakamura Takao (Osaka JPX) Inada Hiroshi (Osaka JPX) Iiyama Michitomo (Osaka JPX), Superconducting device having a reduced thickness of oxide superconducting layer and method for manufacturing the same.
Nakamura Takao (Osaka JPX) Inada Hiroshi (Osaka JPX) Iiyama Michitomo (Osaka JPX), Superconducting device having an extremely short superconducting channel formed of extremely thin oxide superconductor f.
Nakamura Takao,JPX ; Inada Hiroshi,JPX ; Iiyama Michitomo,JPX, Superconducting device having an extremely thin superconducting channel formed of oxide superconductor material and meth.
Sandell Robert D. (Manhattan Beach CA) Smith Andrew D. (Redondo Beach CA), Superconducting multi-layer microstrip structure for multi-chip modules and microwave circuits.
Ladizinsky, Eric; Rose, Geordie; Hilton, Jeremy P.; Dantsker, Eugene; Oh, Byong Hyop, Systems and methods for fabrication of superconducting integrated circuits.
Hanneman Larry F. (Midland MI) Gentle Theresa E. (Midland MI) Sharp Kenneth G. (Landenberg PA), Use of hydrogen silsesquioxane resin fractions as coating materials.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.