Packaging and termination structure for a solid state battery
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01M-002/02
H01M-002/08
H01M-002/10
H01M-002/26
H01M-010/0525
H01M-010/0585
H01M-002/20
B05D-007/00
H01M-004/04
H01M-004/78
H01M-010/052
H01M-010/0562
H01M-010/0565
C23C-014/22
출원번호
US-0178344
(2016-06-09)
등록번호
US-9761847
(2017-09-12)
발명자
/ 주소
Chen, Yen-Hung
Wang, Chia-Wei
Sastry, Ann Marie
Zhang, Xiangchun
Chung, Myoungdo
Kim, HyonCheol
Lukich, Svetlana
Weigman, Thomas V.
출원인 / 주소
Sakti3, Inc.
대리인 / 주소
Morrison & Foerster LLP
인용정보
피인용 횟수 :
0인용 특허 :
15
초록▼
A method for fabricating a solid state battery device. The device can include electrochemically active layers and an overlaying barrier material, with an inter-digitated layer structure configured with a post terminated lead structure. The method can include forming a plurality of battery device cel
A method for fabricating a solid state battery device. The device can include electrochemically active layers and an overlaying barrier material, with an inter-digitated layer structure configured with a post terminated lead structure. The method can include forming a plurality of battery device cell regions (1-N) formed in a multi-stacked configuration, wherein each of the battery device cell regions comprises a first current collector and a second current collector. The method can also include forming a thickness of a first and second lead material to cause formation of a first and second lead structure to interconnect each of the first and second current collectors associated with each of the plurality of battery device cell regions and to isolate each of the second current collectors extending spatially outside of the battery device cell region within a first and second isolated region, respectively.
대표청구항▼
1. A method of forming internal packaging layers of a multilayer solid state battery device, the method comprising: forming a plurality of internal packaging layers over a stack of batteries of the multilayer solid state battery device,wherein the plurality of internal packaging layers are layers co
1. A method of forming internal packaging layers of a multilayer solid state battery device, the method comprising: forming a plurality of internal packaging layers over a stack of batteries of the multilayer solid state battery device,wherein the plurality of internal packaging layers are layers comprising PML, SiO2, metal, metal nitride, metal carbide, or metal oxide, and wherein the plurality of internal packaging layers provide a hermetical seal and serve as a moisture barrier to the multilayer solid state battery device. 2. The method of claim 1, wherein the plurality of internal packaging layers comprise: a packaging PML layer having a thickness of 0.5 μm to 100 μm; anda SiO2, metal, metal nitride, metal carbide, or metal oxide layer having a thickness of 0.03 μm to 10 μm. 3. The method of claim 1, wherein the plurality of internal packaging layers comprise Al, Ti, Mg or PML, and the plurality of internal packaging layers further comprise acrylate, acrylic ester or other polymers. 4. The method of claim 1, wherein the plurality of internal packaging layers provide a hermetically sealed enclosure of the battery element, wherein the plurality of internal packaging layers have a water vapor transmission rate of ≦10−5 g/m2/day. 5. The method of claim 1, further comprising forming a conformal coating housing for a battery element to further encapsulate the battery element in a polymer based coating. 6. The method of claim 5, wherein the conformal coating provides rigidity and mechanical protection to the battery element and serves as an external packaging layer. 7. The method of claim 5, wherein the polymer based coating comprises epoxy resin, UV curable epoxy, thermoplastics, acrylate ceramics, polyurethane, silicone, liquid crystals, silica, or carbon black. 8. The method of claim 5, wherein the polymer coating layer is formed by dip coating, shrink wrap, spray coating, flow coating, emulsion coating, and their combinations. 9. The method of claim 5, wherein the conformal coating layer has a thickness of 10 μm to 1000 μm. 10. The method of claim 1, wherein each battery in the stack of batteries comprises an anode electrode member and a cathode electrode member, wherein a plurality of anode electrode members are connected to form an anode termination region and a plurality of cathode electrode members are connected to form a cathode termination region, and the plurality of internal packaging layers is formed over the anode termination region and the cathode termination region. 11. The method of claim 10, further comprising connectors that are connected to the anode termination region or the cathode termination region and extend outside the internal packaging layers.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (15)
Ovshinsky Stanford R. (Bloomfield Hills MI) Ovshinsky Herbert (Oak Park MI) Young Rosa (Troy MI), Apparatus for deposition of thin-film, solid state batteries.
Zhang, Xiangchun; Chen, Yen-Hung; Wang, Chia-Wei; Sastry, Ann Marie, Computer aided solid state battery design method and manufacture of same using selected combinations of characteristics.
Moto Akihiro (Itami JPX) Nagaishi Tatsuoki (Itami JPX) Itozaki Hideo (Itami JPX), Method and apparatus for manufacturing superconducting components via laser ablation followed by laser material processi.
Sastry, Ann Marie; Zhang, Xiangchun; Wang, Chia-Wei; Chen, Yen-Hung; Langlois, Marc, Methodology for design of a manufacturing facility for fabrication of solid state hybrid thin film energy storage and conversion devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.