Compensation circuit, commutation cell and power converter controlling turn-on and turn-off of a power electronic switch
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H02M-003/158
H02M-001/08
H03K-017/082
H03K-017/16
H02M-003/155
H02M-003/335
H02M-007/537
H02M-001/00
출원번호
US-0036554
(2014-11-06)
등록번호
US-9768693
(2017-09-19)
국제출원번호
PCT/CA2014/051065
(2014-11-06)
국제공개번호
WO2015/070344
(2015-05-21)
발명자
/ 주소
Amar, Mohammed
Cyr, Jean-Marc
El Yacoubi, Maalainine
Fleury, Pascal
출원인 / 주소
TM4 INC.
대리인 / 주소
K&L Gates LLP
인용정보
피인용 횟수 :
1인용 특허 :
4
초록▼
The present disclosure relates to a compensation circuit for independently controlling turn-on and turn-off of a power electronic switch through a gate driver. The compensation circuit includes a circuit path sampling a first portion of a voltage induced across an inductance of the power electronic
The present disclosure relates to a compensation circuit for independently controlling turn-on and turn-off of a power electronic switch through a gate driver. The compensation circuit includes a circuit path sampling a first portion of a voltage induced across an inductance of the power electronic switch at turn-on. Another circuit path samples a second portion of the voltage induced across the inductance of the power electronic switch at turn-off. The compensation circuit further includes a gate driver reference connection configured to respectively supply the sampled portions of the voltage during turn-on and turn-off of the power electronic switch. A compensation circuit controlling a first power electronic switch in parallel with a second power electronic switch, a commutation cell and a power converter having a pair of parallel legs, in which each power electronic switch is provided with the compensation circuit, are also disclosed.
대표청구항▼
1. A compensation circuit for independently controlling turn-on and turn-off of a power electronic switch through a gate driver having a gate driver reference connection the compensation circuit comprising: a first circuit path configured to sample a first portion of a voltage induced across an indu
1. A compensation circuit for independently controlling turn-on and turn-off of a power electronic switch through a gate driver having a gate driver reference connection the compensation circuit comprising: a first circuit path configured to sample a first portion of a voltage induced across an inductance of the power electronic switch at turn-on of the power electronic switch, the first circuit path including first and second resistors connected in series and across the inductance, and a turn-on diode connected between a junction of the first and second resistors and the gate driver reference connection the turn-on diode being non-conductive during turn-off; anda second circuit path configured to sample a second portion of the voltage induced across the inductance of the power electronic switch at turn-off of the power electronic switch, the second circuit path including third and fourth resistors connected in series and across the inductance and a turn-off diode connected between a junction of the third and fourth resistors and the gate driver reference connection the turn-off diode being non-conductive during turn-on,wherein the gate driver reference connection is configured to respectively supply the first and second portions of the voltage during turn-on and turn-off of the power electronic switch. 2. The compensation circuit of claim 1, wherein the inductance is a parasitic inductance of the power electronic switch. 3. A compensation circuit for independently controlling turn-on and turn-off of a first power electronic switch that is placed in parallel with a second power electronic switch, the control being done through a gate driver having a gate driver reference connection the compensation circuit comprising: a first circuit path configured to sample a first portion of a voltage induced across an inductance of the first power electronic switch at turn-on of the first power electronic switch, the first circuit path including first and second resistors connected in series and across the inductance, and a turn-on diode connected between a junction of the first and second resistors and the gate driver reference connection the turn-on diode being non-conductive during turn-off; anda second circuit path configured to sample a second portion of the voltage induced across the inductance of the first power electronic switch at turn-off of the first power electronic switch, the second circuit path including third and fourth resistors connected in series and across the inductance, and a turn-off diode connected between a junction of the third and fourth resistors and the gate driver reference connection, the turn-off diode being non-conductive during turn-onwherein the gate driver reference connection is configured to respectively supply the first and second portions of the voltage during turn-on and turn-off of the first power electronic switch. 4. The compensation circuit of claim 3, wherein the inductance is a parasitic inductance of the first power electronic switch. 5. A commutation cell configured for limiting switching overvoltage, comprising: a power electronic switch having a parasitic inductance through which a voltage is generated upon turning on and off of the power electronic switch; anda compensation circuit for independently controlling turn-on and turn-off of the power electronic switch through a gate driver having a reference connection, the compensation circuit comprising: a first circuit path configured to sample a first portion of a voltage induced across an inductance of the power electronic switch at turn-on of the power electronic switch the first circuit path including first and second resistors connected in series and across the inductance and a turn-on diode connected between a junction of the first and second resistors and the gate driver reference connection the turn-on diode being non-conductive during turn-off; anda second circuit path configured to sample a second portion of the voltage induced across the inductance of the power electronic switch at turn-off of the power electronic switch the second circuit path including third and fourth resistors connected in series and across the inductance and a turn-off diode connected between a junction of the third and fourth resistors and the gate driver reference connection the turn-off diode being non-conductive during turn-on,wherein the gate driver reference connection configured to respectively supply the first and second portions of the voltage during turn-on and turn-off of the power electronic switch, andwherein the compensation circuit is connected to the parasitic inductance. 6. The commutation cell of claim 5, wherein the compensation circuit applies samples of the voltage generated through the parasitic inductance using different gains at turn-on and at turn-off of the power electronic switch. 7. The commutation cell of claim 5, wherein the power electronic switch is selected from an isolated gate bipolar transistor a metal-oxide-semiconductor field-effect transistor and a bipolar transistor. 8. The commutation cell of claim 5, comprising a freewheel diode operating in tandem with the power electronic switch. 9. The commutation cell of claim 5, wherein the gate driver is connected to the compensation circuit at the gate driver reference connection and wherein the gate driver is also connected to a gate of the power electronic switch the gate driver controlling a gate to emitter voltage applied to the power electronic switch. 10. The commutation cell of claim 9, comprising a turn-on resistor and a turn-off resistor separately connecting the gate driver to the gate of the power electronic switch. 11. The commutation cell of claim 9, wherein the parasitic inductance is a parasitic emitter inductance. 12. The commutation cell of claim 9, wherein the power electronic switch is placed in parallel with another power electronic switch. 13. The commutation cell of claim 5, wherein the parasitic inductance is a parasitic emitter inductance. 14. The commutation cell of claim 5, wherein the power electronic switch is placed in parallel with another power electronic switch. 15. A power converter, comprising: a pair of parallel legs, each leg having a pair of power electronic switches connected in series, each power electronic switch being provided with a compensation circuit for independently controlling turn-on and turn-off of each power electronic switch each compensation circuit comprising:a first circuit path configured to sample a first portion of a voltage induced across an inductance of the power electronic switch at turn-on of the power electronic switch the first circuit path including first and second resistors connected in series and across the inductance and a turn-on diode connected between a junction of the first and second resistors and a gate driver reference connection the turn-on diode being non-conductive during turn-off; anda second circuit path configured to sample a second portion of the voltage induced across the inductance of the power electronic switch at turn-off of the power electronic switch the second circuit path including third and fourth resistors connected in series and across the inductance, and a turn-off diode connected between a junction of the third and fourth resistors and the gate driver reference connection, the turn-off diode being non-conductive during turn-on; anda gate driver having the gate driver reference connection configured to respectively supply the first and second portions of the voltage during turn-on and turn-off of the power electronic switch. 16. The power converter of claim 15, wherein each of the compensation circuits is configured to control turn-on and turn-off of a corresponding power electronic switch. 17. The power converter of claim 15, wherein the compensation circuit is connected to a parasitic inductance. 18. The power converter of claim 15, wherein each pair of parallelized power electronic switches are selected from a same manufacturing batch. 19. The power converter of claim 15, wherein all power electronic switches are selected from a same manufacturing batch.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (4)
Majumdar Gourab (Itami JPX), Driver circuit for a bipolar Darlington power transistor.
Miyazaki Hideki,JPX ; Suzuki Katsunori,JPX ; Tateno Koji,JPX ; Sakano Junichi,JPX ; Iwamura Masahiro,JPX ; Mori Mutsuhiro,JPX, Method and apparatus for driving a semiconductor element with variable resistance circuitry.
Nagasu Masahiro,JPX ; Kobayashi Hideo,JPX ; Miyazaki Hideki,JPX ; Kimura Shin,JPX ; Sakano Junichi,JPX ; Mori Mutsuhiro,JPX, Semiconductor circuit and semiconductor device for use in equipment such as a power converting apparatus.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.