System and method for producing an electronic device
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06K-019/06
G06K-019/077
G06F-017/50
G06K-019/02
G06K-001/00
출원번호
US-0043885
(2016-02-15)
등록번호
US-9785881
(2017-10-10)
발명자
/ 주소
Cyman, Jr., Theodore F.
Lee, Nancy A.
Cameron, Ali K.
Palmer, Eric V.
출원인 / 주소
R.R. Donnelley & Sons Company
대리인 / 주소
McCracken & Gillen LLC
인용정보
피인용 횟수 :
0인용 특허 :
41
초록▼
A method and system for producing electronic label are disclosed. The electronic label includes a first substrate and a second substrate. Layout information associated with the electronic label is developed. The layout information is automatically processed to develop print commands, circuit layout
A method and system for producing electronic label are disclosed. The electronic label includes a first substrate and a second substrate. Layout information associated with the electronic label is developed. The layout information is automatically processed to develop print commands, circuit layout information, and component placement information therefrom. Information is printed on the first substrate in accordance with the print information and a conductive trace is deposited on the second substrate in accordance with circuit layout information. Components are placed on the deposited conductive trace in accordance with the component placement information.
대표청구항▼
1. A method for producing an electronic device that includes a substrate, the method comprising the steps of: providing a graphical user interface to develop layout information associated with the electronic device, wherein the layout information specifies a condition that the electronic device is a
1. A method for producing an electronic device that includes a substrate, the method comprising the steps of: providing a graphical user interface to develop layout information associated with the electronic device, wherein the layout information specifies a condition that the electronic device is adapted to sense, a location on the substrate of an indicator, and a characteristic of the indicator;processing the layout information to automatically select a processor, a first component adapted to sense the condition, and a second component in accordance with the characteristic of the indicator and to automatically develop from the layout information circuit trace information and component placement information, wherein the component placement information includes placement information of the first component, the second component and the processor, and specification of interconnects between the processor and the first and second components;depositing on the substrate at least one conductive trace in accordance with the circuit trace information; andplacing the first and second components and the processor on the at least one deposited conductive trace in accordance with the component placement information. 2. The method of claim 1, wherein the step of processing the layout information comprises the step of generating a netlist, wherein the netlist identifies components that comprise the electronic device and the interconnections therebetween. 3. The method of claim 2, wherein the step of processing the layout information comprises supplying the netlist to an automated circuit layout program, and receiving circuit trace information from the circuit layout program. 4. The method of claim 1, wherein the substrate comprises a first substrate and the electronic device includes a second substrate, and processing the layout information includes developing from the layout commands print commands associated with print information, further including the step of printing on at least one of the first substrate and the second substrate in accordance with the print commands. 5. The method of claim 4, wherein the step of processing the layout information comprises combining the circuit trace information with the print commands into a single file. 6. The method of claim 1, wherein the layout information includes information regarding a location on the second and behavior of a sensor. 7. The method of claim 6, wherein the layout information includes information regarding an action undertaken by the electronic device in response to actuation of the sensor. 8. The method of claim 1, wherein the indicator is one of a visual indicator, an auditory indicator, or a vibration motor. 9. The method of claim 1, comprising the further step of finishing the substrate to produce a finished electronic device, wherein finishing the substrate comprises one or more of joining the first substrate with another substrate, die-cutting the substrate, die-cutting the joined substrates, and creating an aperture in the substrate. 10. The method of claim 1, wherein processing the layout instructions includes the step of generating from the layout information executable instructions to download to the electronic device, and the method comprises the further step of downloading the executable instructions into a memory of the electronic device. 11. A system for producing an electronic device that includes a substrate, comprising: a composition system that includes a graphical user interface to develop layout information associated with the electronic device, wherein the layout information specifies a condition that the electronic device is adapted to sense, a location on the substrate of an indicator, and a characteristic of the indicator;a circuit layout generator that processes the layout information to automatically select a processor, a first component adapted to sense the condition, and a second component in accordance with the characteristic of the indicator and to automatically develop from the layout information circuit trace information and component placement information, wherein the component placement information includes placement information of the first component, the second component and the processor, and specification of interconnects between the processor and the first and second components;a printing system that deposits on the substrate at least one conductive trace in accordance with the circuit trace information; anda component placement system that places the first and second components and the processor on the at least one deposited conductive trace in accordance with the component placement information. 12. The system of claim 11, wherein the circuit layout generator creates a netlist, wherein the netlist identifies components that comprise the electronic device and the interconnections therebetween. 13. The system of claim 12, further including an automated circuit layout program that generates circuit trace information. 14. The system of claim 11, wherein the substrate includes a first substrate and the electronic device includes a second substrate, further including a print command generator that processes the layout information to automatically develop therefrom print commands, and the printing system prints on at least one of the first substrate and the second substrate information in accordance with the print commands. 15. The system of claim 14, wherein the print command generator combines the circuit trace information with the print commands into a single file. 16. The system of claim 11, wherein the layout information includes information regarding a location on the substrate and behavior or a sensor. 17. The system of claim 11, wherein the layout information includes information regarding an action undertaken by the electronic device in response to actuation of the sensor. 18. The system of claim 11, wherein the indicator is one of a visual indicator, an auditory indicator, or a vibration motor. 19. The system of claim 11, further including a finishing system to produce a finished electronic device, wherein the finishing system undertakes one or more of joining the substrate with another substrate, die-cutting the substrate, die-cutting the joined substrates, and creating an aperture in the substrate. 20. The system of claim 11, further including a program generator that generates from the layout information executable instructions to download to the electronic device, and a programming system that downloads the executable instructions into a memory of the electronic device.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (41)
Cyman, Jr., Theodore F.; Murzynowski, Alan R.; Kanfoush, Daniel E.; Warmus, James L.; Palmer, Eric V., Apparatus and method for monitoring a package during transit.
Niklas, Sigmund; Weckerle, Ewald; Timm, Uwe, Apparatus for applying semiconductor chip to substrates comprising a moveable curing device and method of use thereof.
Neuhaus, Herbert J.; Wernle, Michael E.; Blum, Frederick A.; Kober, Michael, Component and antennae assembly in radio frequency identification devices.
Reeder, W. Jeff; Jiang, Tongbi, METHODS EMPLOYING HYBRID ADHESIVE MATERIALS TO SECURE COMPONENTS OF SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES TO ONE ANOTHER AND ASSEMBLIES AND PACKAGES INCLUDING COMPONENTS SECURED TO ONE ANOTHER.
Vock, Curtis A.; Amsbury, Burl W.; Edstrom, Eric R.; Holme, Robert Muir; Jonjak, Paul; Larkin, Adrian F.; Youngs, Perry, Movement and event systems and associated methods.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.