Spare on demand power cells for modular multilevel power converter
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H02M-007/538
H02M-007/5387
H02P-027/08
출원번호
US-0296472
(2016-10-18)
등록번호
US-9812990
(2017-11-07)
발명자
/ 주소
Cheng, Zhongyuan
Zargari, Navid Reza
출원인 / 주소
Rockwell Automation Technologies, Inc.
대리인 / 주소
Fay Sharpe LLP
인용정보
피인용 횟수 :
0인용 특허 :
88
초록▼
Apparatus to provide bypass redundancy for a multiphase multilevel inverter including a spare inverter stage and a switch circuit to connect the spare inverter stage between a selected one of the inverter phase first nodes having a bypassed stage and a common connection node, and to connect the rema
Apparatus to provide bypass redundancy for a multiphase multilevel inverter including a spare inverter stage and a switch circuit to connect the spare inverter stage between a selected one of the inverter phase first nodes having a bypassed stage and a common connection node, and to connect the remaining inverter phase first nodes with the common connection node.
대표청구항▼
1. A multiphase multilevel inverter, comprising: a plurality of inverter phase leg circuits, each phase leg circuit including a plurality of inverter stages connected in series between a corresponding one of a plurality of inverter phase output nodes and a corresponding one of a plurality of inverte
1. A multiphase multilevel inverter, comprising: a plurality of inverter phase leg circuits, each phase leg circuit including a plurality of inverter stages connected in series between a corresponding one of a plurality of inverter phase output nodes and a corresponding one of a plurality of inverter phase first nodes to provide a phase voltage signal at the corresponding inverter phase output node, each inverter stage comprising:an inverter stage output, anda switching circuit including a plurality of switching devices coupled between a corresponding DC voltage source and the inverter stage output, the switching circuit operative to provide an output voltage having an amplitude of one of at least two discrete levels at the inverter stage output according to a plurality of switching control signals; anda spare stage system, including:a spare inverter stage, including a spare stage output, and a spare stage switching circuit including a plurality of spare stage switching devices coupled between a spare stage DC voltage source and the spare stage output, the spare stage switching circuit operative to provide an output voltage having an amplitude of one of at least two discrete levels at the spare stage output according to a plurality of spare stage switching control signals, anda switch circuit operative in a first mode to connect all the inverter phase first nodes to a common connection node, and in a second mode to connect the spare inverter stage between a selected one of the plurality of the inverter phase first nodes and the common connection node and to connect remaining inverter phase first nodes with the common connection node. 2. The multiphase multilevel inverter of claim 1, further comprising a bypass control circuit to provide a select control signal to place the switch circuit in the second mode and to cause the switch circuit to connect the spare inverter stage between the selected one of the plurality of the inverter phase first nodes and the common connection node in response to bypassing of a given one of the plurality of the inverter stages in one of the plurality of the inverter phase leg circuits that includes the selected one of the plurality of the inverter phase first nodes. 3. The multiphase multilevel inverter of claim 2, wherein the bypass control circuit provides a bypass signal to bypass the given one of the plurality of the inverter stages, and provides the select control signal to cause the switch circuit to connect the spare inverter stage between the plurality of the inverter phase first nodes of the plurality of the inverter phase leg circuits that includes the given one of the plurality of the inverter stages. 4. The multiphase multilevel inverter of claim 1, wherein the inverter stages are H-bridge stages individually comprising four switching devices coupled between the corresponding DC voltage source and the corresponding inverter stage output, the inverter stages individually operative to provide an output voltage having an amplitude of one of at least two discrete levels at the corresponding inverter stage output according to the switching control signals. 5. The multiphase multilevel inverter of claim 1, wherein the spare inverter stage is an H-bridge stage comprising four switching devices coupled between the spare stage DC voltage source and the spare stage output. 6. The multiphase multilevel inverter of claim 1, wherein the spare stage system further includes a second spare inverter stage, including a second spare stage output connected in series with the spare stage output, and a spare stage switching circuit including a second plurality of spare stage switching devices coupled between a second spare stage DC voltage source and the second spare stage output, the second spare stage switching circuit operative to provide an output voltage having an amplitude of one of at least two discrete levels at the second spare stage output according to a second plurality of spare stage switching control signals; and wherein the switch circuit is operative in the second mode to connect the spare inverter stages between the selected one of the plurality of the inverter phase first nodes and the common connection node and to connect the remaining inverter phase first nodes with the common connection node. 7. The multiphase multilevel inverter of claim 6, further comprising a bypass control circuit to provide a select control signal to place the switch circuit in the second mode and to cause the switch circuit to connect the spare inverter stages between the selected one of the plurality of the inverter phase first nodes and the common connection node. 8. The multiphase multilevel inverter of claim 7, wherein the bypass control circuit provides a bypass signal to bypass the given one of the plurality of the inverter stages, and provides the select control signal to cause the switch circuit to connect the spare inverter stages between the selected one of the plurality of the inverter phase first nodes of the plurality of the inverter phase leg circuits that includes the given one of the inverter stages. 9. The multiphase multilevel inverter of claim 1, further comprising a plurality of external bypass switch circuits individually coupled to selectively bypass the inverter stage output of one of the plurality of the inverter stages. 10. The multiphase multilevel inverter of claim 1, wherein the individual inverter stages include an internal bypass switch circuit to selectively bypass the inverter stage output of the inverter stage. 11. A spare stage system to provide bypass redundancy for a multiphase multilevel inverter having a plurality of inverter stages connected in series between an inverter phase output node and a corresponding one of a plurality of inverter phase first nodes in each of a plurality of inverter phase leg circuits, the spare stage system comprising: a spare inverter stage, including a spare stage output, and a spare stage switching circuit including a plurality of spare stage switching devices coupled between a spare stage DC voltage source and the spare stage output, the spare stage switching circuit operative to provide an output voltage having an amplitude of one of at least two discrete levels at the spare stage output according to a plurality of spare stage switching control signals; anda switch circuit operative in a first mode to connect all the plurality of the inverter phase first nodes to a common connection node, and in a second mode to connect the spare inverter stage between a selected one of the plurality of the inverter phase first nodes and the common connection node and to connect remaining inverter phase first nodes with the common connection node. 12. The spare stage system of claim 11, further comprising a bypass control circuit to provide a select control signal to place the switch circuit in the second mode and to cause the switch circuit to connect the spare inverter stage between the selected one of the plurality of the inverter phase first nodes and the common connection node in response to bypassing of a given one of the plurality of the inverter stages in one of the plurality of the inverter phase leg circuits that includes the selected one of the plurality of the inverter phase first nodes. 13. The spare stage system of claim 12, wherein the bypass control circuit provides a bypass signal to bypass the given one of the plurality of the inverter stages, and provides the select control signal to cause the switch circuit to connect the spare inverter stage between the selected one of the plurality of the inverter phase first nodes of the plurality of the inverter phase leg circuits that includes the given one of the plurality of the inverter stages. 14. The spare stage system of claim 12, wherein the spare inverter stage is an H-bridge stage comprising four switching devices coupled between the spare stage DC voltage source and the spare stage output. 15. The spare stage system of claim 12, further comprising a second spare inverter stage, including a second spare stage output connected in series with the spare stage output, and a spare stage switching circuit including a second plurality of spare stage switching devices coupled between a second spare stage DC voltage source and the second spare stage output, the second spare stage switching circuit operative to provide an output voltage having an amplitude of one of at least two discrete levels at the second spare stage output according to a second plurality of spare stage switching control signals; wherein the switch circuit is operative in the second mode to connect the spare inverter stages between the selected one of the plurality of the inverter phase first nodes and the common connection node and to connect the remaining inverter phase first nodes with the common connection node. 16. The spare stage system of claim 11, further comprising a second spare inverter stage, including a second spare stage output connected in series with the spare stage output, and a spare stage switching circuit including a second plurality of spare stage switching devices coupled between a second spare stage DC voltage source and the second spare stage output, the second spare stage switching circuit operative to provide an output voltage having an amplitude of one of at least two discrete levels at the second spare stage output according to a second plurality of spare stage switching control signals; wherein the switch circuit is operative in the second mode to connect the spare inverter stages between the selected one of the plurality of the inverter phase first nodes and the common connection node and to connect the remaining inverter phase first nodes with the common connection node. 17. The spare stage system of claim 11, wherein the spare inverter stage is an H-bridge stage comprising four switching devices coupled between the spare stage DC voltage source and the spare stage output. 18. A method to provide bypass redundancy for a multiphase multilevel inverter having N inverter stages connected in series between an inverter phase output node and a corresponding inverter phase first node in each of a plurality of inverter phase leg circuits, wherein N is an integer number and greater than 1, the method comprising: detecting a fault in a given inverter stage of a given inverter phase leg circuit;bypassing an output circuit of a given inverter stage in response to detecting the fault in the given inverter stage; andautomatically connecting a spare inverter stage between a common node and the given inverter phase leg circuit using a switch circuit in response to detecting the fault in the given inverter stage. 19. The method of claim 18, further comprising: providing switching control signals to the spare inverter stage and providing switching control signals to N−1 non-bypassed inverter stages of the given inverter phase leg circuit according to a closed loop control modulation index for the N inverter stages; andproviding switching control signals to the N inverter stages of remaining inverter phase leg circuits according to the closed loop control modulation index to operate the N inverter stages of each of the remaining inverter phase leg circuits. 20. The method of claim 19, comprising maintaining connection of the N inverter stages of each of the remaining inverter phase leg circuits between the common node and a load using the switch circuit.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (88)
Faria Des,CAX ; Zhang Hong,CAX ; Grudzinski Piotr,CAX ; Akbari Edward,CAX ; Ohman Ove,FIX, AC power supply apparatus with economy mode and methods of operation thereof.
Suzuki,Takahiro; Iwaji,Yoshitaka; Endo,Tsunehiro; Notohara,Yasuo; Kurita,Yoshiaki; Ando,Tatsuo; Tanaka,Chikara, Converter and power converter that becomes it with the converter.
Wu,Bin; Rizzo,Steven C.; Zargari,Navid R.; Liu,Congwei; Feng,Weixing, DC voltage balance control for three-level NPC power converters with even-order harmonic elimination scheme.
Lee, Young Kook; Moon, Sang Hyeon; Kim, Sung Kyu; Kim, Bum Sik; Lee, Jae Won; Chung, Tae Hwan; Kim, Chul Woo; Jung, Jin Hwan, Emergency control apparatus and method for use.
Lyons James Patrick ; Vlatkovic Vlatko ; Espelage Paul Martin ; Esser Albert Andreas Maria ; Zhao Yifan ; Wang ; Sr. Fei Fred, Five level high power motor drive converter and control system.
Royak, Semyon; Kerkman, Russel J.; Harbaugh, Mark M., Flux position identifier using high frequency injection with the presence of a rich harmonic spectrum in a responding signal.
Kerkman,Russel J.; Wei,Lixiang; Lukaszewski,Richard A.; Brown,Brian P.; Gollhardt,Neil; Weiss,Bruce W., Junction temperature prediction method and apparatus for use in a power conversion module.
Opal Kenneth (Oakmont PA) Abrams Harry (Pittsburgh PA) Hammond Peter (Greensburg PA), Low and medium voltage PWM AC/DC power conversion method and apparatus.
Kerkman, Russel J.; Schlegel, David W.; Leggate, David, Method and apparatus for compensating for device dynamics by adjusting inverter carrier frequency.
Seibel, Brian J.; Kerkman, Russel J., Method and apparatus for reducing sampling related errors in a modulating waveform generator used with a PWM controller.
Bernet, Steffen; Bruckner, Thomas, Open-loop and closed-loop control method for a three-point converter with active clamped switches, and apparatus for this purpose.
Tanamachi Tokunosuke (Katsuta JPX) Nakata Kiyoshi (Iwase JPX) Nakamura Kiyoshi (Katsuta JPX), Power converter for converting DC voltage into AC phase voltage having three levels of positive, zero and negative volta.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.