Automatic buffer sizing for optimal network-on-chip design
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-012/28
H04L-012/861
H04L-012/933
출원번호
US-0438684
(2017-02-21)
등록번호
US-9825887
(2017-11-21)
발명자
/ 주소
Kumar, Sailesh
출원인 / 주소
NETSPEED SYSTEMS
대리인 / 주소
Procopio, Cory, Hargreaves & Savitch LLP
인용정보
피인용 횟수 :
0인용 특허 :
112
초록▼
The present disclosure relates to automatic sizing of NoC channel buffers of one or more virtual channels to optimize NoC design, SoC design, and to meet defined performance objectives. The present disclosure further relates to a NoC element such as a router or a bridge having input ports associated
The present disclosure relates to automatic sizing of NoC channel buffers of one or more virtual channels to optimize NoC design, SoC design, and to meet defined performance objectives. The present disclosure further relates to a NoC element such as a router or a bridge having input ports associated with input virtual channels, and output ports associated with output virtual channels, wherein, aspects of the present disclosure enable sizing of any or a combination of the width of the input virtual channel(s), width of the output virtual channel(s), buffer(s) associated with input virtual channels, and buffer(s) associated with output virtual channels. In another aspect, the sizing can be performed based on one or a combination of defined performance objectives, throughputs of the input virtual channels, and throughputs of the output virtual channels, load characteristics, bandwidth characteristics of each input/output channel, among other like parameters.
대표청구항▼
1. A method for generating a Network on Chip (NoC), comprising: generating the NoC comprising a hardware element comprising an input channel and an an output channel, the generating the NoC comprising: sizing the input channel and the output channel of the NoC based on flow control of the hardware e
1. A method for generating a Network on Chip (NoC), comprising: generating the NoC comprising a hardware element comprising an input channel and an an output channel, the generating the NoC comprising: sizing the input channel and the output channel of the NoC based on flow control of the hardware element;adjusting a buffer size of a buffer associated with the input channel based on a performance objective and a throughput of at least one of the input channel and output channel; andadjusting a buffer size of a buffer associated with the output channel based on the performance objective and the throughput of the at least one of the output channel and input channel. 2. The method of claim 1, wherein the flow control of the input channel and the output channel is derived from one or more of: clock frequency, read frequency, and write frequency. 3. The method of claim 1, wherein the performance objective is based on at least one of: rate of traffic, message size distribution of the traffic, channel width, channel clock frequency, arbitration efficiency of the router, traffic burstiness, and specified overprovisioning. 4. The method of claim 1, wherein the adjusting the buffer size comprises adjusting the buffer size based on the performance objective, and input/output message sizes and input/output message rate. 5. The method of claim 1, wherein the adjusting the buffer size is based on a flow control turnaround time between a transmitting hardware element and a receiving hardware element. 6. The method of claim 1, wherein the adjusting the buffer size is based on a clock frequency of a transmitting hardware element and a receiving hardware element. 7. A non-transitory computer readable medium storing instructions for executing a process for generating a Network on Chip (NoC), the instructions comprising: generating the NoC comprising a hardware element comprising an input channel and an a output channel, the generating the NoC comprising:sizing each of the input channel and the output channel of the NoC based on flow control of the hardware element;adjusting a buffer size of a buffer associated with the input channel based on a performance objective and a throughput of at least one of the input channel and output channel; andadjusting a buffer size of a buffer associated with the output channel based on the performance objective and the throughput of the at least one of the output channel and input channel. 8. The non-transitory computer readable medium of claim 7, wherein the flow control of the input channel and the output channel is derived from one or more of: clock frequency, read frequency, and write frequency. 9. The non-transitory computer readable medium of claim 7, wherein the performance objective is based on at least one of: rate of traffic, message size distribution of the traffic, channel width, channel clock frequency, arbitration efficiency of the router, traffic burstiness, and specified overprovisioning. 10. The non-transitory computer readable medium of claim 7, wherein the adjusting the buffer size comprises adjusting the buffer size based on the performance objective, and input/output message sizes and input/output message rate. 11. The non-transitory computer readable medium of claim 7, wherein the adjusting the buffer size is based on a flow control turnaround time between a transmitting hardware element and a receiving hardware element. 12. The non-transitory computer readable medium of claim 7, wherein the adjusting the buffer size is based on a clock frequency of a transmitting hardware element and a receiving hardware element. 13. A system configured to generate a Network on Chip (NoC), comprising: a processor configured to generate a NoC comprising a hardware element comprising an input channel and an output channel, the processor configured to: size each of the input channel and the output channel of the NoC based on flow control of the hardware element;adjust a buffer size of a buffer associated with the input channel based on a performance objective and a throughput of at least one of the input channel and output channel; andadjust a buffer size of a buffer associated with the output channel based on the performance objective and the throughput of the at least one of the output channel and input channel. 14. The system of claim 13, wherein the flow control of the input channel and the output channel is derived from one or more of: clock frequency, read frequency, and write frequency. 15. The system of claim 13, wherein the performance objective is based on at least one of: rate of traffic, message size distribution of the traffic, channel width, channel clock frequency, arbitration efficiency of the router, traffic burstiness, and specified overprovisioning. 16. The system of claim 13, wherein adjustment of the buffer size comprises adjustment of the buffer size based on the performance objective, and input/output message sizes and input/output message rate. 17. The system of claim 13, wherein adjustment of the buffer size is based on a flow control turnaround time between a transmitting hardware element and a receiving hardware element. 18. The system of claim 13, wherein adjustment of the buffer size is based on a clock frequency of a transmitting hardware element and a receiving hardware element.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (112)
Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
Hahn Jong Seok,KRX ; Sim Won Sae,KRX ; Hahn Woo Jong,KRX ; Yoon Suk Han,KRX, Adaptive routing controller of a crossbar core module used in a crossbar routing switch.
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Miller,Ian D.; Harris,Jonathan C., Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages.
Kumar, Sailesh; Norige, Eric; Raponi, Pier Giorgio, Automatic power domain and voltage domain assignment to system-on-chip agents and network-on-chip elements.
Agrawal Rakesh ; Gehrke Johannes Ernst ; Gunopulos Dimitrios ; Raghavan Prabhakar, Automatic subspace clustering of high dimensional data for data mining applications.
Thubert, Pascal; Le Faucheur, Francois Laurent; Levy-Abegnoli, Eric M., Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics.
Kaushal, Rimu; Gangwar, Anup; Pusuluri, Vishnu Mohan; Kumar, Sailesh, Hardware and software enabled implementation of power profile management instructions in system on chip.
Flaig Charles M. (Pasadena CA) Seitz Charles L. (San Luis Rey CA), Inter-computer message routing system with each computer having separate routinng automata for each dimension of the net.
Fuhrmann Amir Michael ; Rakib Selim Shlomo ; Azenkot Yehuda, Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant.
Hilgendorf Rolf B. (Boeblingen DEX) Schlipf Thomas (Holzgerlingen DEX), Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnecte.
Okhmatovski, Vladimir; Yuan, Mengtao; Phelps, Rodney, Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates.
Williams, Jr., John J.; Dejanovic, Thomas; Michelson, Jonathan E., Method and apparatus for using barrier phases to limit packet disorder in a packet switching system.
James David V. ; North Donald N. ; Stone Glen D., Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system.
Levin Vladimir K.,RUX ; Karatanov Vjacheslav V.,RUX ; Jalin Valerii V.,RUX ; Titov Alexandr,RUX ; Agejev Vjacheslav M.,RUX ; Patrikeev Andrei,RUX ; Jablonsky Sergei V.,RUX ; Korneev Victor V.,RUX ; M, Method for deadlock-free message passing in MIMD systems using routers and buffers.
Kalmanek, Jr., Charles Robert; Lauck, Anthony G; Ramakrishnan, Kadangode K., Method for determining non-broadcast multiple access (NBMA) connectivity for routers having multiple local NBMA interfaces.
Bruce,Alistair Crone; Mathewson,Bruce James; Harris,Antony John, Method of arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus.
Kodialam, Muralidharan S.; Lakshman, Tirnuell V.; Sengupta, Sudipta, Multicast routing with service-level guarantees between ingress egress-points in a packet network.
Hoover, Russell D.; Kriegel, Jon K.; Mejdrich, Eric O.; Shearer, Robert A., Network on chip with a low latency, high bandwidth application messaging interconnect.
Mejdrich, Eric O.; Schardt, Paul E.; Shearer, Robert A.; Tubbs, Matthew R., Performance event triggering through direct interthread communication on a network on chip.
Koza John R. ; Andre David ; Tackett Walter Alden, Simultaneous evolution of the architecture of a multi-part program while solving a problem using architecture altering operations.
Gangwar, Anup; Pusuluri, Vishnu Mohan; Kongetira, Poonacha; Kumar, Sailesh, Specification for automatic power management of network-on-chip and system-on-chip.
Pleshek, Ronald A.; Webb, III, Charles A.; Cheney, Keith E.; Hilton, Gregory S.; Abkowitz, Patricia A.; Thakkar, Arun K.; Thaker, Himanshu M., Superset packet forwarding for overlapping filters and related systems and methods.
Prasad,Roy V.; Horng,Chi Song; Ramanujam,Ram S., System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections.
Birrittella Mark S. (Chippewa Falls WI) Kessler Richard E. (Eau Claire WI) Oberlin Steven M. (Chippewa Falls WI) Passint Randal S. (Chippewa Falls WI) Thorson Greg (Altoona WI), System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic.
Jayasimha, Doddaballapur N.; Chan, Jeremy; Tomlinson, Jay S., Use of common data format to facilitate link width conversion in a router with flexible link widths.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.