$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Methods and system for artifically and dynamically limiting the display resolution of an application 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G09G-005/39
  • G09G-005/393
  • G09G-005/391
출원번호 US-0651177 (2009-12-31)
등록번호 US-9830889 (2017-11-28)
발명자 / 주소
  • Diard, Franck
  • Kadaba, Ganesh
출원인 / 주소
  • Nvidia Corporation
인용정보 피인용 횟수 : 0  인용 특허 : 243

초록

Embodiments of the present invention are directed to provide a method and system for automatically applying artificial limits to display resolutions in a computing system to improve performance. Embodiments are described herein that automatically limits the display resolution of an application execu

대표청구항

1. A method for limiting a display resolution of an application executing in a discrete graphics processing unit (GPU) in a computing device, the method comprising: in response to an initialization of the application with graphical output generated by the discrete GPU, referencing a profile correspo

이 특허에 인용된 특허 (243)

  1. Gebara Ghassan R. ; Jansen Kenneth A., Accomodating components.
  2. Dan Agiman, Adaptive loop response in switch-mode power supply controllers.
  3. Halepete,Sameer; Anvin,H. Peter; Chen,Zongjian; D'Souza,Godfrey P.; Fleischmann,Marc; Klayman,Keith; Lawrence,Thomas; Read,Andrew, Adaptive power control.
  4. Weder,Uwe, Adaptive voltage monitoring.
  5. Iannuzo James M. (Phoenix AZ), Adaptive voltage regulator.
  6. Noble James L. ; Nguyen Don J. ; Hart Frank P. ; Cooper Barnes, Adjusting clock frequency and voltage supplied to a processor in a computer system.
  7. Huard, Douglas Robert; Burton, Edward Allyn; Wong, Keng L., Altering operating frequency and voltage set point of a circuit in response to the operating temperature and instantaneous operating voltage of the circuit.
  8. D David Nason ; Thomas C O'Rourke ; Scott Campbell, Alternate display content controller.
  9. Chhabra, Deep Singh; Rao, Parinam Krisna; Sharma, Bipin Dev; Dodd, Dharambir Singh; Singh, Virender; Sharma, Sanjay, Antiglare optical device.
  10. Reinhardt Dennis ; Bhat Ketan ; Jackson Robert T. ; Senyk Borys ; Matter Eugene P. ; Gunther Stephen H., Apparatus and method for controlling power usage.
  11. Williams Ian Michael, Apparatus and method for dynamic central processing unit clock adjustment.
  12. Goodnow Kenneth J. ; Michail Michel S. ; Patel Janak G. ; Pricer Wilbur D. ; Ventrone Sebastian T., Apparatus and method for efficient battery utilization in portable personal computers.
  13. Paranjape, Prasad, Apparatus and method for optimizing an iterative FEC decoder.
  14. Kivela Seppo (Salo FIX), Apparatus and method for reducing the power consumption of an electronic device.
  15. Tomiyoshi,Kenji, Apparatus and method for step-down switching voltage regulation.
  16. Tomiyoshi,Kenji, Apparatus and method for step-down switching voltage regulation.
  17. Lewis,David; Betz,Vaughn; Rahim,Irfan; McElheny,Peter; Liu,Yow Juang W.; Pedersen,Bruce, Apparatus and methods for adjusting performance of integrated circuits.
  18. Rahim,Irfan; McElheny,Peter; Liu,Yow Juang W.; Pedersen,Bruce, Apparatus and methods for adjusting performance of programmable logic devices.
  19. Klein Dean A., Apparatus for adaptive power management of a computer system.
  20. Franke, Jeffery Michael; Johnson, Donald Eugene; Rollins, Michael Scott; Woodham, David Robert, Apparatus, method and program product for automatically distributing power to modules inserted in live chassis.
  21. Harkin Patrick A., Arbitration for shared graphics processing resources.
  22. Seibert Mark H. (Cupertino CA) Wallgren Markus C. (Palo Alto CA), Arrangement for reducing computer power consumption by turning off the microprocessor when inactive.
  23. Weiss David (Palo Alto CA), Automatic parametric self-testing and grading of a hardware system.
  24. Katz Neil A. (Parkland FL) Pollitt Richard F. (Highland Beach FL) Suarez Leopoldo L. (Boca Raton FL) Frank C. William (Irvine CA), Battery operated computer operation suspension in response to environmental sensor inputs.
  25. Jones Steven C. ; Wolford Keith, Brushless DC motor assembly control circuit.
  26. Ozaki Shinji,JPX, Central processing unit having a register which store values to vary wait cycles.
  27. Borchers, Brian D.; Spriggs, Stephen W., Characterization of self-timed sequential circuits.
  28. Nakanishi,Tetsuya; Yoshida,Katsuhisa; Ikeda,Masahiro, Charged-particle beam accelerator, particle beam radiation therapy system using the charged-particle beam accelerator, and method of operating the particle beam radiation therapy system.
  29. Cabaniss Frank W. (Columbia SC), Circuit and method for determining the operating performance of an integrated circuit.
  30. Loughmiller Daniel R. ; Sher Joseph C. ; Duesman Kevin G., Circuit and method for measuring and forcing an internal voltage of an integrated circuit.
  31. Gillingham, Peter; Roth, Alan, Circuit and method for reducing power usage in a content addressable memory.
  32. Gillette Garry C., Circuit arrangement for measuring leakage current utilizing a differential integrating capacitor.
  33. Ho Michael Duc ; Le Duy-Loan T. ; Smith Scott E., Circuit for driving conductive line and testing conductive line for current leakage.
  34. Stengel Robert E. (Ft. Lauderdale FL) Muri David L. (Sunrise FL), Circuit with supply voltage optimizer.
  35. Patel Rakesh H. ; Turner John E. ; Lam John D. ; Wong Wilson, Circuitry for a low internal voltage integrated circuit.
  36. Hawkins Keith G. (Dripping Springs TX) Wakeland Carl K. (Austin TX), Clock control unit responsive to a power management state for clocking multiple clocked circuits connected thereto.
  37. Maitland Roger J. (Woodlawn CAX) Ireland Hal H. (Kanata CAX), Clock phase shifting method and apparatus.
  38. Kohara, Ryuichi, Clock supply circuit.
  39. Koniaris,Kleanthes G.; Burr,James B., Closed loop feedback control of integrated circuits.
  40. Koniaris,Kleanthes G.; Burr,James B., Closed loop feedback control of integrated circuits.
  41. Crabill, Monty L.; Disser, Robert J., Closed-loop control system.
  42. Marrington S. Paul (P.O. Box 34 Fyshwick CA AUX 2609) Kiankhooy-Fard Paul (1165 Archer St. San Diego CA 92109) Zecos Paul (13367 Caminito Mar Villa Del Mar CA) Rudaw Geoffrey (43 Argow Pl. Nanuet NY , Computer power system.
  43. DeLuca Michael J. (Boca Raton FL) Rivas Mario A. (West Palm Beach FL), Computing system with selective operating voltage and bus speed.
  44. Arai Makoto,JPX ; Oda Hiroyuki,JPX ; Ito Hironori,JPX, Cooling mode switching system for CPU.
  45. Malaviya Shashi D. (Hopewell Junction NY) Morris Daniel P. (Purchase NY), Current attenuator useful in a very low leakage current measuring device.
  46. Nakashima Teruya (Kanagawa JPX) Umeyama Takehiko (Hyogo JPX), Current control circuit of ring oscillator.
  47. Cheng, Ka Wai Eric; Yeung, Yiu Pun Benny, DC to DC converter.
  48. Ishii, Takuya; Saito, Hiroshi; Kamiya, Hironori; Ryu, Takashi, DC-to-DC converter.
  49. Weiss Karl Robert,SGX ; Shemelynce John Nicholas, Data processing system having a register controllable speed.
  50. Yamamoto Mitsuyoshi,JPX ; Kawasaki Ikuya,JPX ; Inayoshi Hideo,JPX ; Narita Susumu,JPX ; Kubo Masaharu,JPX, Data processor and single-chip microcomputer with changing clock frequency and operating voltage.
  51. Ando, Yoshiyuki, Data-based control of integrated circuits.
  52. Saint-Joigny Frdric (Paris FRX) Sague Alain (Rueil-Malmaison FRX), Device for monitoring the operation of a microprocessor system, or the like.
  53. Takashimizu, Satoru; Katsumata, Kenji; Yamamoto, Yuji; Iimuro, Satoshi; Eda, Takanori; Sei, Shuko, Digital broadcast receiver unit.
  54. Le Dong T. (Lakewood CA), Digital motor controller.
  55. Schulz, Jurgen M.; Quan, Tai; Smith, Brian L.; Grubisich, Michael J., Digital process monitor.
  56. Hui,Keven; Hao,Hong, Digital programmable delay scheme to continuously calibrate and track delay over process, voltage and temperature.
  57. Hui, Keven; Hao, Hong, Digital programmable delay scheme with automatic calibration.
  58. Chuang, Ying-Lang, Digital wave generating apparatus and the method thereof.
  59. Brown Alan E., Direct current fan motor speed controller.
  60. Bryson Stephen W., Dual adjustable voltage regulators.
  61. Lin Kenneth C. ; Yu Andrew W. ; Kurata Takahiro, Dynamic clocking apparatus and system for reducing power dissipation.
  62. Ranganathan Ravi (Cupertino CA) Puar Deepraj S. (Sunnyvale CA), Dynamic logic having power-down mode with periodic clock refresh for a low-power graphics controller.
  63. Osborn, Neal; Canova, Jr., Francis J., Dynamic performance adjustment of computation means.
  64. Kim,Jason Seung Min, Dynamic power management of devices in computer system by selecting clock generator output based on a current state and programmable policies.
  65. Kung, Shao-Tsu; Cheng, Chih-Chuan; Liu, Chun-Chih; Chen, Yi-Chang, Dynamic power saving by monitoring CPU utilization.
  66. Keller James A. ; Flory Kevin J., Dynamic programmable mode switching device driver architecture.
  67. Soerensen, Joern; Allen, Michael; Birk, Palle, Dynamic voltage control method and apparatus.
  68. Krishnan, Musaravakkam Samaram, Dynamic voltage scaling.
  69. Strothmann, Thomas; Richey, Joseph B., Electric motor drive controller with voltage control circuit operative in different modes.
  70. Yuzuki Toshiyuki,JPX, Electronic clock having an electric power generating element.
  71. Zheng, Zheng Yu; Rubinstein, Oren; Tan, Yudong; Jamkar, Saket Arun; Kulkarni, Yogesh, Engine level power gating arbitration techniques.
  72. Hoberman, Max, Exit sign lamp flashing system with self-checking provisions.
  73. Ho, Tsung-Te, Fan driving circuit using a PWM input signal.
  74. Ohiwa, Shoji; Otsuka, Motoi, Fan motor driving circuit.
  75. Vyssotski, Nikolai; Critz, Christian L., Fan speed controller with conditioned tachometer signal.
  76. Lupu, Corneliu I.; Colleran, John D., Fixing incompatible applications by providing stubs for APIs.
  77. Koniaris,Kleanthes G.; Burr,James B., Frequency specific closed loop feedback control of integrated circuits.
  78. Koniaris,Kleanthes G.; Burr,James B., Frequency specific closed loop feedback control of integrated circuits.
  79. Lau Chung Y. (Sunnyvale CA) Farmer Dominic G. (Milpitas CA) Martin Kreg A. (Cupertino CA) Rodal Eric B. (Cupertino CA), GPS receiver having a low power standby mode.
  80. Streitenberger, Robert; Kawai, Hiroyuki; Kobara, Junko; Inoue, Yoshitsugu; Yoshimatsu, Keijiro, Graphic processor having multiple geometric operation units and method of processing data thereby.
  81. Luu,Viet Tam; Puey,Paul; Triantos,Nick B.; Webster,Andrew, Graphics power savings system and method.
  82. Orrick Herbert P. (Rockaway NJ) Wong Siu B. (Randolph NJ), High-efficiency programmable power supply.
  83. Sakaki Kinya,JPX, IC card compatible with different supply voltages, IC card system comprising the same, and IC for the IC card.
  84. Marshall,Allen; Ritz,Andrew J; Carpenter,Todd L, Identifying a target processor idle state.
  85. Atkinson Lee W., Increased processor performance comparable to a desktop computer from a docked portable computer.
  86. Mark W. Peters ; Richard H. Hodge, Independently controlling passive and active cooling in a computer system.
  87. Mese Michihiro (Chigasaki JPX) Kamimura Toshio (Fujisawa JPX) Oeda Shigeto (Kamakura JPX) Yonenaga Hitoshi (Hitachi JPX), Information processing apparatus including arrangements for activation to and deactivation from a power-saving state.
  88. Kawata Kaoru,JPX, Information processing apparatus with CPU-load-based clock frequency.
  89. Mitarai, Shuichi, Information processing device for assigning processes to a main CPU or sub-CPU based on a sleeping state.
  90. Dalvi Vishram P., Instruction dependent clock scheme.
  91. Hauser, Bret R., Integral air compressor for boost air in barrel engine.
  92. Velmurugan,Senthil S., Integrated circuit core power supply event monitor.
  93. Schutz Joseph D. (Portland OR) Rash Bill C. (Saratoga CA), Integrated circuit device that selects its own supply voltage by controlling a power supply.
  94. Conary James W. ; Beutler Robert R., Integrated circuit having a core which operates at a speed greater than the frequency of the bus.
  95. Brown Alan E., Integrated circuit with determinate power source control.
  96. Tarditi, Jr., David Read; Endres, Raymond E.; Sewelson, Vivian, Interpreter for simplified programming of graphics processor units in general purpose programming languages.
  97. MacDonald James R ; Gephardt Douglas D. ; Mudgett Dan S., Interrupt controller with external in-service indication for power management within a computer system.
  98. Smith David A. (Kowloon CA HKX) Sawtell Carl K. (San Jose CA), Linear programming circuit for adjustable output voltage power converters.
  99. Pham Dac C. (9815 Copper Creek Dr. ; #922 Austin TX 78729) Ventrone Sebastian T. (1 Appletree La. Jericho VT 05465) Raymond Jonathan H. (R.R. #2 ; Box 623 Underhill VT 05489), Logic macro and protocol for reduced power consumption during idle state.
  100. Wojciechowski Kenneth E. (Folsom CA), Low current reduced area programming voltage detector for flash memory.
  101. Eitan Boaz,ILX, Low power programmable ring oscillator.
  102. Witt Gerald Jay, Low radiated emission motor speed control with PWM regulator.
  103. Gerald Talbot ; Michael J. Osborn ; Mark D. Hummel, Low voltage differential receiver/transmitter and calibration method thereof.
  104. Ko Uming, Low-power design techniques for high-performance CMOS circuits.
  105. Mustafa, Mazin A.; Provencher, Michael A.; Kunkel, Larry W., Managing power states in a computer system.
  106. Grochowski, Edward T.; Sager, David; Tiwari, Vivek; Young, Ian; Ayers, David J., Mechanism to control di/dt for a microprocessor.
  107. White, Jonathan B.; van Welzen, James L., Method and apparatus for adaptive power consumption.
  108. Robert Carmine Chiraz, Method and apparatus for addressing multiple frame buffers.
  109. Rawson Andrew Radcliffe (Cedar Park TX) Sotomayor ; Jr. Guy Gil (West Palm Beach FL), Method and apparatus for computer system power management.
  110. Brown Alan E., Method and apparatus for configuration of processor operating parameters.
  111. Nomura Yoshihito (Tokyo JPX) Endo Koji (Tokyo JPX) Okado Chihiro (Tokyo JPX), Method and apparatus for controlling a battery car.
  112. Brock, Bishop Chapman; Hofstee, Harm Peter; Johnson, Mark A.; Keller, Jr., Thomas Walter; Nowka, Kevin John, Method and apparatus for controlling power and performance in a multiprocessing system according to customer level operational requirements.
  113. Mates John William Benson, Method and apparatus for controlling power consumption in a microprocessor.
  114. Beighe Ed ; Ahluwalia Surjit, Method and apparatus for controlling two way communication via disparate physical media.
  115. Lawrence T. Clark ; Bart McDaniel ; Jay Heeb ; Tom J. Adelmeyer, Method and apparatus for dynamic power control of a low power processor.
  116. Mote ; Jr. L. Randall (Laguna Hills CA), Method and apparatus for enhancing performance of a processor.
  117. Tran Thang Minh ; Mahalingaiah Rupaka, Method and apparatus for executing plurality of operations per clock cycle in a single processing unit with a self-timed and self-enabled distributed clock.
  118. Holzhammer Gerald S. ; Hernandez Thomas J. ; Mangold Richard P. ; Cadambi Sudarshan Bala, Method and apparatus for managing power consumption of the CPU and on-board system devices of personal computers.
  119. Borys S. Senyk, Method and apparatus for monitoring the temperature of a processor.
  120. de Waal,Abraham B., Method and apparatus for partial memory power shutoff.
  121. Smalley Kenneth George ; Harris Ian Fraser, Method and apparatus for powder management in a multifunction controller with an embedded microprocessor.
  122. Alben, Jonah; Ma, Dennis Kd; Kelleher, Brian, Method and apparatus for power management of graphics processors and subsystems that allow the subsystems to respond to accesses when subsystems are idle.
  123. Chris S. Browning ; Shekhar Y. Borkar ; Gregory E. Dermer, Method and apparatus for power throttling in a microprocessor using a closed loop feedback system.
  124. Nguyen Don J., Method and apparatus for providing multiple output voltages from a voltage regulator.
  125. Watts Vaughn, Method and apparatus for real-time CPU thermal management and power conservation by adjusting CPU clock frequency in acc.
  126. Marisetty Suresh K. (San Jose CA), Method and apparatus for reducing power consumption in a computer system using virtual device drivers.
  127. Nguyen Don J. ; Noble James L., Method and apparatus for regulating the voltage supplied to an integrated circuit.
  128. Wang, Chien-Jung; Wang, Shih-Liang; Cheng, Chao-Hao, Method and apparatus for stress testing integrated circuits using an adjustable AC hot carrier injection source.
  129. Dendinger, Bradley M., Method and apparatus for thermal management of a power supply to a high performance processor in a computer system.
  130. Horden A. Ira ; Gorman Steven D. ; Smith Lionel S., Method and apparatus providing multiple voltages and frequencies selectable based on real time criteria to control pow.
  131. Nookala, Narasimha; Venkatapuram, Prahlad, Method and apparatus to power up an integrated device from a low power state.
  132. Ferdinand Weiss ; Robert Grieble, Method and device for a self orienting floating apparatus.
  133. Fang, Wen-Chi, Method and device for adjusting the executing efficiency of an electronic apparatus comprising a CPU.
  134. Lim Jung-Gyu,KRX ; Park Hee-Duck,KRX ; Cho Shung-Hyun,KRX ; Park Noh-Buyng,KRX, Method and device for controlling a CPU stop clock interrupt.
  135. Huang, Jensen; Diard, Franck; Saulters, Scott, Method and system for artificially and dynamically limiting the framerate of a graphics processing unit.
  136. Nason, D. David; Ghadiali, Mahyar; Easton, John, Method and system for controlling a complementary user interface on a display surface.
  137. Thomas C. Douglas ; Thomas Alan E., Method and system for controlling a processor's clock frequency in accordance with the processor's temperature.
  138. Chheda,Sachin Navin; Barsun,Stephan Karl; Epinoza Ibarra,Ricardo E., Method and system for cooling electronic components.
  139. Mimberg, Ludger; Wagner, Barry; Lao, Mau, Method and system for dynamic power supply voltage adjustment for a semiconductor integrated circuit device.
  140. Thomas C. Douglass ; Thomas Alan E., Method and system for performing thermal and power management for a computer.
  141. Ari Aho FI; Markku Lipponen FI; Jarno Knuutila FI, Method for adjusting power consumption.
  142. Nguyen Au H. (Santa Clara CA), Method for reducing power consumption includes comparing variance in number of time microprocessor tried to react input.
  143. Millman Steven Edward ; Warren Kevin Wilson, Method for rendering display blocks on display device.
  144. Gasztonyi Laszlo R. (Penfield NY), Method of autonomously reducing power consumption in a computer sytem by compiling a history of power consumption.
  145. Mensch ; Jr. William D., Method of operating microcomputer to minimize power dissipation while accessing slow memory.
  146. Jokinen Harri,FIX, Method to reduce the power consumption of an electronic device comprising a voltage regulator.
  147. Cao, Tai Anh; Nguyen, Khanh; Rahman, Aquilur, Method, apparatus and computer program product for high speed memory testing.
  148. Herrera Alex John, Methods and apparatus for processing DVD video.
  149. Ouelid Abdesselem FR; Dejan Mijuskovic, Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit.
  150. Adamczyk, Maria; Brand, Joel, Methods and systems for enabling a reply call to a voice mail message.
  151. Gupta Rajiv ; Raje Prasad, Microprocessor having software controllable power consumption.
  152. Huynh Quoi V. ; Ngo Sang T. ; Judkins ; III Joseph James ; Alfano Donald E., Monolithic fan controller.
  153. Huang, Biing-Huang; Lin, Wen-Chi; Yu, Shiang-Hwua; Chin, Hsu-Yuan, Motor speed control circuit having a synchronous PWM signal.
  154. Andrews Lawrence P. ; Beckman Richard C. ; Petty ; Jr. Joseph C. ; Sinibaldi John C., Multi-speed DSP kernel and clock mechanism.
  155. Fung Henry Tat-Sang, Multi-state power management for computer systems.
  156. Makaran, John E.; Radavcovic, Dragan, Multiple brush-type motor control apparatus and method.
  157. Hendry, Ian C.; Howard, Brian D., Multiplexed graphics architecture for graphics power management.
  158. Suzuoki,Masakazu, Multiprocessor system for decrypting and resuming execution of an executing program after transferring the program code between two processors via a shared main memory upon occurrence of predetermined condition.
  159. Babcock Sean, On-board voltage regulators with automatic processor type detection.
  160. Patel,Dipesh Ishwerbhai; Flautner,Krisztian, Operating voltage determination for an integrated circuit.
  161. Rosno, Patrick Lee; Strom, James David, Optimizing performance of a clocked system by adjusting clock control settings and clock frequency.
  162. Brown Alan E. (Georgetown TX), Over temperature memory circuit.
  163. Galbiati, Ezio; Boscolo, Michele, PWM/linear driver for an electromagnetic load.
  164. DeLuca Michael J. (Boca Raton FL) Rivas Mario A. (West Palm Beach FL), Pager receiver with selective operating voltage and reduced power consumption.
  165. Mittal Millind ; Valentine Robert,ILX, Performance throttling to reduce IC power consumption.
  166. Georgiou Christos John ; Kirkpatrick Edward Scott ; Larsen Thor Arne, Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit.
  167. Georgiou Christos John ; Kirkpatrick Edward Scott ; Larsen Thor Arne, Performance-temperature optimization by cooperatively varying the voltage and frequency of a circuit.
  168. Knapp David J. ; Susanto Tony ; Trager David S., Phase-locked loop with protected output during instances when the phase-locked loop is unlocked.
  169. Steven C. Lemke ; Scott R. Johnson ; Eric M. Lunsford ; Nicholas Twyman ; Ronald Marianetti, II ; Neal A. Osborn, Portable computer with differentiated time-out feature.
  170. Atkinson Lee, Power conservation method for a portable computer with LCD display.
  171. Koreeda Hiroyuki (Yokohama JPX) Kuwabara Tadashi (Yokohama JPX) Nonaka Naomichi (Kawasaki JPX) Nakane Keiichi (Yokohama JPX) Taniguchi Shigeki (Hitachi JPX), Power consumption control system.
  172. Li, Sau Yan Keith; Dewey, Thomas Edward; Jamkar, Saket Arun; Parikh, Amit, Power consumption reduction systems and methods.
  173. Jackson Robert T., Power control for mobile electronics using no-operation instructions.
  174. Chu Ke-Cheng (Ping-Tung Hsien TWX), Power level sensing for mixed voltage chip design.
  175. Ober, Robert E., Power management and control for a microcontroller.
  176. Smith R. Steven (Saratoga CA) Hanlon Mike S. (San Jose CA) Bailey Robert L. (San Jose CA), Power management for a laptop computer with slow and sleep modes.
  177. Cui,Ying; Samson,Eric C.; Berkovits,Ariel; Navale,Aditya; Wyatt,David A.; Cline,Leslie E.; Tsang,Joseph W.; Blake,Mark A.; Poisner,David I.; Stevens,William A.; Sar Dessai,Vijay R., Power management for an integrated graphics device.
  178. Zimmer,Vincent J.; Rothman,Michael A., Power management for clustered computing platforms.
  179. Hood, III, Charles D.; Progl, Curtis L., Power management of a computer with vapor-cooled processor.
  180. Wisor Michael T. (Austin TX) O\Brien Rita M. (Austin TX), Power management system distinguishing between primary and secondary system activity.
  181. Frid, Aleksandr; Sriram, Parthasarathy, Power management with dynamic frequency adjustments.
  182. Frid, Aleksandr; Sriram, Parthasarathy, Power management with dynamic frequency adjustments.
  183. Nicol Christopher J. ; Singh Kanwar Jit, Power reduction in a multiprocessor digital signal processor based on processor load.
  184. Nakatani Kohichi (Yokohama JPX) Hayashi Akio (Funabashi JPX) Kohiyama Tomohisa (Yokohama JPX), Power saving processing system.
  185. Altmejd, Morrie; Russell, Richard; Menezes, Evandro; Tobias, David F., Power state resynchronization.
  186. Hiroyuki Tsuji JP, Power supply device and information processing apparatus providing a stable power supply.
  187. Mimberg,Ludger; Schulze,Hans Wolfgang, Power supply dynamic set point circuit.
  188. Horimoto, Masashi, Power supply unit having a soft start functionality and portable apparatus equipped with such power supply unit.
  189. Ries Paul S. ; Kinsel John R. ; Riordan Thomas J. ; Thaik Albert M., Processor chip for using an external clock to generate an internal clock and for using data transmit patterns in combina.
  190. Sager David J. ; Fletcher Thomas D. ; Hinton Glenn J. ; Upton Michael D., Processor having execution core sections operating at different clock rates.
  191. Kelleher, Brian M.; Mimberg, Ludger; Kranzusch, Kevin; Lam, John; Velmurugan, Senthil S., Processor performance adjustment system and method.
  192. Alben, Jonah M.; Kranzusch, Kevin, Processor temperature adjustment system and method.
  193. Alben, Jonah M.; Kranzusch, Kevin, Processor voltage adjustment system and method.
  194. Tjandrasuwita Ignatius, Programmable and flexible power management unit.
  195. Morizio James C. ; Hoke Michael C. ; Tucker Scott ; Danford Elizabeth, Programmable dynamic range sigma delta A/D converter.
  196. Knee Derek L. (Sunnyvale CA) Li Wang K. (San Jose CA) Wheless ; Jr. Thomas O. (Eagle ID), Programmable integrated circuit output pad.
  197. Bredin, Francis; Gabillard, Bertrand; Meunier, Francois Auguste Roger, Programmable non-integer fractional divider.
  198. Housworth Craig M. (Oklahoma City OK) Allen ; Jr. Loyd V. (Midwest City OK) Yakel Alfred W. (Edmond OK), Programmable power supply.
  199. Moscovici Poldi (Woodcliff Lake NJ), Programmable power supply.
  200. Wills Frank E. (York PA), Pulse width modulated inverter system for driving single phase a-c induction motor.
  201. Watts ; Jr. LaVaughn F. (Temple TX) Wallace Steven J. (Temple TX), Real-time power conservation for portable computers.
  202. Atkinson Lee W., Reducing power consumption in computer memory.
  203. Gluseppe La Rosa ; Fernando Guarin ; Kevin Kolvenbach ; Stewart Rauch, III, Ring oscillator design for MOSFET device reliability investigations and its use for in-line monitoring.
  204. Norman, Robert D; Schmidt, Dominik J., Ring oscillator dynamic adjustments for auto calibration.
  205. Norman,Robert D; Schmidt,Dominik J., Ring oscillator dynamic adjustments for auto calibration.
  206. Itoh Nobuhiko (Tenri JPX) Ihara Makoto (Sakurai JPX), Ring oscillator having a variable oscillating frequency.
  207. Kurosawa,Minoru; Kawauchi,Kunihiro; Kokami,Yasuhiko, Rotation drive control circuit of multiphases direct current motor and the start-up method thereof.
  208. Holle, Matthew H.; Marshall, Allen, Scaling idle detection metric for power management on computing device.
  209. Thornton, Kenneth B, Seed localization system and method in ultrasound by fluoroscopy and ultrasound fusion.
  210. Cho Ho Youb,KRX ; Oh Jin Keun,KRX, Self-refresh apparatus for a semiconductor memory device.
  211. Jeong Dong Sik (Kyoungki-do KRX), Self-refresh period adjustment circuit for semiconductor memory device.
  212. Fukuhisa, Hiroto; Urakawa, Yukihiro, Self-repairing semiconductor device having a testing unit for testing under various operating conditions.
  213. Shigeki Tomishima JP, Semiconductor device provided with boost circuit consuming less current.
  214. Zilic Zeljko ; Nguyen Ho T. ; Powell Gary P. ; Andrews William B. ; Stuby ; Jr. Richard G., Signaling voltage range discriminator.
  215. Steven P. Koch ; Donald L. Wheater ; Larry Wissel, Single pin performance screen ring oscillator with frequency division.
  216. Ditzel,David R.; Burr,James B., Software controlled transistor body bias.
  217. Ishidera, Nobutaka, Software processing apparatus with a switching processing unit for displaying animation images in an environment operating base on type of power supply.
  218. Luo,Wenzhe; Ouyang,Paul; Chen,Feng, System and method for adaptive power supply to reduce power consumption.
  219. Frankel, Scott; Hardt, Eric, System and method of controlling cooling fan speeds.
  220. Deal, Gregory K.; Milowicki, David S.; Limson, Chris E., System and method of determining ring oscillator speed.
  221. Terrell, II,James Richard, System clock power management for chips with multiple processing modules.
  222. Atkinson, Lee, System for altering operation of a graphics subsystem during run-time to conserve power upon detecting a low power condition or lower battery charge exists.
  223. Hsu, Chia-Chang; Chen, Yen-John; Lin, Chung-Hsien, System for controlling rotational speed of fan according to reference clock frequency.
  224. Maiocchi Giuseppe,ITX ; Galbiati Ezio,ITX, System for increasing the definition in converting a digital datum in a PWM signal for driving a full-bridge output stage.
  225. Nercessian Sarkis (Flushing NY), System for interfacing computers with programmable power supplies.
  226. Louis B. Hobson, System with control registers for managing computer legacy peripheral devices using an advanced configuration power interface software power management system.
  227. Koniaris,Kleanthes G.; Lee,Stephen; Hennecke,Mark, Systems and methods for control of integrated circuits comprising body biasing systems.
  228. Hunsdorf Jon ; Pellock ; III Charles ; Landfried David, Temperature and current dependent regulated voltage source.
  229. Chen Peng-Cheng (Cupertino CA) Lai Terng-Huei (Milpitas CA), Temperature control for a variable frequency CPU.
  230. Kikinis Dan (Saratoga CA), Temperature management for integrated circuits.
  231. Steeby Jon, Temperature regulated clock rate for microprocessors.
  232. Pippin, Jack D., Temperature-based cooling device controller apparatus and method.
  233. Klein Dean A., Thermal management apparatus based on a power supply output.
  234. Allen, III,Ernest; Castaneda,David, VDD over and undervoltage measurement techniques using monitor cells.
  235. Dischler Richard J. ; Klumpp Jim ; Schumann Reinhard, Variable frequency clock control for microprocessor-based computer systems.
  236. Helms, Frank P.; Brinkley, Jeffrey A., Variable maximum die temperature based on performance state.
  237. Klein Dean A. (Lake City MN), Variable speed controller.
  238. Fairbanks John P. (Sunnyvale CA) Yuan Andy C. (Saratoga CA), Varying the supply voltage in response to the current supplied to a computer system.
  239. Le, Binh Q.; Yano, Masaru; Yachareni, Santosh K., Voltage boost circuit using supply voltage detection to compensate for supply voltage variations in read mode voltage.
  240. Bausch James F. ; Van Brocklin Andrew L. ; Stryker Chadwick W., Voltage control of integrated circuits.
  241. Ishibashi Atsuhiko,JPX, Voltage controlled ring oscillator stabilized against supply voltage fluctuations.
  242. Shigeki Furuya JP; Koji Oka JP, Voltage detecting circuit for a power system.
  243. Olsen Lawrence H. (Hudson NH), Voltage regulated power supply providing a constant output voltage.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로