Avago Technologies General IP (Singapore) Pte. Ltd.
대리인 / 주소
Garlick & Markison
인용정보
피인용 횟수 :
0인용 특허 :
188
초록▼
Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like ar
Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic fabricated in conventional CMOS process technology. An entire family of logic elements including inverter/buffers, level shifters, NAND, NOR, XOR gates, latches, flip-flops and the like are implemented using C3MOS techniques. Optimum balance between power consumption and speed for each circuit application is achieve by combining high speed C3MOS logic with low power conventional CMOS logic. The combined C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.
대표청구항▼
1. An apparatus comprising: an integrated circuitry, including conventional complementary metal-oxide-semiconductor (CMOS) logic wherein substantially zero static current being dissipated and including current-controlled complementary metal-oxide semiconductor (C3MOS) logic, configured to deserializ
1. An apparatus comprising: an integrated circuitry, including conventional complementary metal-oxide-semiconductor (CMOS) logic wherein substantially zero static current being dissipated and including current-controlled complementary metal-oxide semiconductor (C3MOS) logic, configured to deserialize a serialized signal to generate a plurality of signals; and wherein:the C3MOS logic including a first metal-oxide semiconductor (MOS) transistor with a first drain, a first gate, and a first source and a second MOS transistor with a second drain, a second gate, and a second source, wherein: a current steering circuit within the C3MOS logic including the first source and the second source;the first source and the second source being coupled together and to a current source;the first drain and the second drain being coupled to a power supply; andthe first gate and the second gate configured to receive a first differential signal and the first drain and the second drain configured to output a second differential signal in accordance with deserializing the serialized signal to generate the plurality of signals. 2. The apparatus of claim 1 further comprising: a C3MOS logic circuitry, within the integrated circuitry, configured to receive the serialized signal and to generate the plurality of signals; anda CMOS logic circuitry, within the integrated circuitry, configured to receive at least one of the plurality of signals from the C3MOS logic circuitry. 3. The apparatus of claim 1 further comprising: a C3MOS logic circuitry, within the integrated circuitry, configured to receive the serialized signal and to generate the plurality of signals; anda first CMOS logic circuitry, within the integrated circuitry, configured to receive a first signal of the plurality of signals from the C3MOS logic circuitry; anda second CMOS logic circuitry, within the integrated circuitry, configured to receive a second signal of the plurality of signals from the C3MOS logic circuitry. 4. The apparatus of claim 1 further comprising: a first C3MOS logic circuitry, within the integrated circuitry, configured to receive the serialized signal and to generate the plurality of signals; anda CMOS logic circuitry, within the integrated circuitry, configured to process the plurality of signals to generate a plurality of processed signals; anda second C3MOS logic circuitry configured to receive the plurality of processed signals. 5. The apparatus of claim 1, wherein the CMOS logic is further configured to operate as an inverter, a buffer, a level shifter, an AND gate, a NAND gate, an OR gate, a NOR gate, an XOR gate, a latch, or a flip-flop. 6. The apparatus of claim 1, wherein: the serialized signal has a first frequency; andeach signal of the plurality of signals has a second frequency that is different than the first frequency. 7. The apparatus of claim 1, wherein: the serialized signal has a first frequency; andeach signal of the plurality of signals has a second frequency that is approximately one-half of the first frequency. 8. The apparatus of claim 1 further comprising: a C3MOS logic circuitry, within the integrated circuitry, coupled to a first power supply voltage; anda CMOS logic circuitry, within the integrated circuitry, coupled to a second power supply voltage that is different than the first power supply voltage. 9. The apparatus of claim 1, wherein the plurality of signals and the serialized signal being electrical signals including data compliant with a fiber channel. 10. The apparatus of claim 1, wherein the serialized signal being a differential signal. 11. An apparatus comprising: an integrated circuitry, including conventional complementary metal-oxide-semiconductor (CMOS) logic wherein substantially zero static current being dissipated and including current-controlled complementary metal-oxide semiconductor (C3MOS) logic, configured to: receive a first serialized signal;process the first serialized signal to generate a second serialized signal; andoutput the second serialized signal; and wherein:the C3MOS logic including a first metal-oxide semiconductor (MOS) transistor with a first drain, a first gate, and a first source and a second MOS transistor with a second drain, a second gate, and a second source, wherein: a current steering circuit within the C3MOS logic including the first source and the second source;the first source and the second source being coupled together and to a current source;the first drain and the second drain being coupled to a power supply; andthe first gate and the second gate configured to receive a first differential signal and the first drain and the second drain configured to output a second differential signal in accordance with receiving the first serialized signal, processing the first serialized signal to generate the second serialized signal, or outputting the second serialized signal. 12. The apparatus of claim 11 further comprising: a first C3MOS logic circuitry, within the integrated circuitry, configured to process the first serialized signal to generate a plurality of signals; anda CMOS logic circuitry, within the integrated circuitry, configured to process the plurality of signals to generate a plurality of processed signals, wherein each signal of the plurality of signals and the plurality of processed signals has a first frequency; anda second C3MOS logic circuitry configured to process the plurality of processed signals to generate the second serialized signal, wherein the first serialized signal and the second serialized signal have a second frequency that is different than the first frequency. 13. The apparatus of claim 11, wherein the C3MOS logic is further configured to operate as an inverter, a buffer, a level shifter, an AND gate, a NAND gate, an OR gate, a NOR gate, an XOR gate, a latch, or a flip-flop. 14. The apparatus of claim 11 further comprising: a C3MOS logic circuitry, within the integrated circuitry, coupled to a first power supply voltage; anda CMOS logic circuitry, within the integrated circuitry, coupled to a second power supply voltage that is different than the first power supply voltage. 15. The apparatus of claim 11, wherein the first serialized signal of the second serialized signal being an electrical signal including data compliant with a fiber channel. 16. An apparatus comprising: an integrated circuitry, including conventional complementary metal-oxide-semiconductor (CMOS) logic wherein substantially zero static current being dissipated and including current-controlled complementary metal-oxide semiconductor (C3MOS) logic, configured to process a first signal using at least one processing operation to generate a second signal, wherein the at least one processing operation corresponds to an inverter, a buffer, a level shifter, an AND gate, a NAND gate, an OR gate, a NOR gate, an XOR gate, a latch, or a flip-flop; and wherein: the C3MOS logic including a first metal-oxide semiconductor (MOS) transistor with a first drain, a first gate, and a first source and a second MOS transistor with a second drain, a second gate, and a second source, wherein: a current steering circuit within the C3MOS logic including the first source and the second source;the first source and the second source being coupled together and to a current source;the first drain and the second drain being coupled to a power supply; andthe first gate and the second gate configured to receive a first differential signal and the first drain and the second drain configured to output a second differential signal in accordance with processing the first signal using at least one processing operation to generate the second signal. 17. The apparatus of claim 16 further comprising: a C3MOS logic circuitry, within the integrated circuitry, configured to receive the first signal and to generate another signal; anda CMOS logic circuitry, within the integrated circuitry, configured to process the another signal to generate the second signal. 18. The apparatus of claim 16, wherein at least one of the first signal or the second signal including data compliant with a fiber channel. 19. The apparatus of claim 16 further comprising: a C3MOS logic circuitry, within the integrated circuitry, coupled to a first power supply voltage; anda CMOS logic circuitry, within the integrated circuitry, coupled to a second power supply voltage that is different than the first power supply voltage. 20. The apparatus of claim 16, wherein the first signal or the second signal being a differential signal.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (188)
Bushey Thomas P. (Phoenix AZ) Hwang Bor-Yuan (Chandler AZ), Active load for emitter coupled logic gate.
Ishii Naomitus (Yokohama JPX) Lamberton Marc (Antibes FRX) Molinengo Michel (Antibes FRX), Adaptation device and method for efficient interconnection of data processing devices and networks.
Ferraiolo Frank David ; Hoke Joseph Michael ; Patel Samir Kirit, Adaptive filtering method and apparatus to compensate for a frequency difference between two clock sources.
Wong Sing Y. (Saratoga CA) Yu Donald (Fremont CA) Bettman Roger (Los Altos CA), Apparatus for a programmable CML to CMOS translator for power/speed adjustment.
Canova ; Jr. Francis J. (Boynton Beach FL) Katz Neil A. (Parkland FL) Astarabadi Shaun (Irvine CA) Horton Robert L. (Alta Loma CA), Automatic device configuration for dockable portable computers.
Bantz David F. (Chappaqua NY) Cato Robert T. (Raleigh NC) Huang Chia-chi (Yorktown Heights NY), Broadcast-initiated bipartite frame multi-access protocol.
Robinson Mark T. (Carlsbad CA) Gardner Steven H. (San Diego CA) Wong Matt (San Diego CA) Kasmir Seton P. (San Diego CA) Balachandran Kumar (San Diego CA) Graham Sue (Encinitas CA) Schjelderup Gail (P, Cellular digtial packet data mobile data base station.
Mahany Ronald L. ; Meier Robert C. ; Luse Ronald E., Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving s.
Ronald L. Mahany ; Robert C. Meier ; Ronald E. Luse, Communication network having a plurality of bridging nodes which transmit a beacon to terminal nodes in power saving state that it has messages awaiting delivery.
Guay Bernard (Ottawa CAX) Altmann Michael (Kanata CAX), Current steering switch and hybrid BiCMOS multiplexer with CMOS commutation signal and CML/ECL data signals.
Gastouniotis C. S. (Santa Barbara CA) Bandeira Nuno (Goleta CA) Gray Bruce E. (Murrysville PA) Seehoffer Scott H. (Uniontown PA), Duplex bi-directional multi-mode remote instrument reading and telemetry system.
Yao Chingchi (Saratoga CA) Wang Poucheng (Mt. View CA), Efficient method and resulting structure for integrated circuits with flexible I/O interface and power supply voltages.
Campo James A. (Brunswick OH) Sutherland Jeffrey W. (Tallmadge OH) Krill ; III Carl E. (Akron OH), Encoding and decoding system for electronic data communication system.
Marbot Roland (Versailles FRX) Le Bihan Jean-Claude (Montrouge FRX) Cofler Andrew (Paris FRX) Nezamzadeh-Moosavi Reza (Bois d\Arcy FRX), Frequency multiplier using XOR/NXOR gates which have equal propagation delays.
Moskowitz Jay (Hicksville NY) Karron Abraham (Long Beach NY) Squillante Peter (Central Islip NY) Kravitz Spencer (Hicksville NY), Handheld facsimile and alphanumeric message transceiver operating over telephone or wireless networks.
Gerowitz Robert Glen ; Gray Carl Thomas ; Marshall John ; Riedle Christopher G. ; Rizzo Raymond Paul, High speed parallel/serial link for data communication.
Hendrick Peter L. (Los Alamos NM) Speirs Donald F. (San Juan NM) Wolf Michael A. (Los Alamos NM), High speed system for reading and writing data from and into remote tags.
Erhart Richard A. (Chandler AZ) Ciccone Thomas W. (Paradise Valley AZ), Integrated circuit having different power supplies for increased output voltage range while retaining small device geome.
Dreps Daniel M. (Endicott NY) Rizzo Raymond P. (Vestal NY), Interface having serializer including oscillator operating at first frequency and deserializer including oscillator oper.
Fischer Michael A. (San Antonio TX) Cox William M. (San Antonio TX) McDougall Floyd H. (San Antonio TX), LAN with interoperative multiple operational capabilities.
Krebs Jay (Crystal Lake IL) Freeburg Thomas A. (Arlington Heights IL), Method and apparatus for communicating variable length messages between a primary station and remote stations of a data.
Stengel Robert E. (Ft. Lauderdale FL) Sharp Ronald E. (Plantation FL) Yester Francis R. (Arlington Heights IL), Method and apparatus for providing power conservation in a communication system.
Burke Christopher J. (Maple Valley WA) Chaffee Janice M. (Auburn WA) Nir Erez (Bellevue WA) Kee Thomas E. (Lynnwood WA), Method and apparatus for selecting between a plurality of communication paths.
Comroe Richard A. (Dundee IL) Grube Gary W. (Palatine IL), Method for inter operation of a cellular communication system and a trunking communication system.
Derby Jeffrey H. (Chapel Hill NC) Doeringer Willibald A. (Langnau CHX) Dykeman Harold D. (Rueschlikon NC CHX) Li Liang (Chapel Hill NC) Sandick Haldon J. (Durham NC) Vu Ken V. (Cary NC), Methods and apparatus for interconnecting local area networks with wide area backbone networks.
Koenck Steven E. ; Miller Phillip ; West Guy J. ; Mahany Ronald L. ; Kinney Patrick W., Modular portable data processing terminal having a higher layer and lower layer partitioned communication protocol stack for use in a radio frequency communications network.
Koenck Steven E. (Cedar Rapids IA) Miller Phillip (Cedar Rapids IA) West Guy J. (Cedar Rapids IA) Mahany Ronald L. (Cedar Rapids IA) Kinney Patrick W. (Cedar Rapids IA), Modular, portable data processing terminal for use in a radio frequency communication network.
Miller ; II Robert R. (Morris Township ; Morris County NJ) Partridge ; III B. Waring (Mendham NJ) Russell Jesse E. (Piscataway NJ) Schroeder Robert E. (Morris Township ; Morris County NJ), Multi-band wireless radiotelephone operative in a plurality of air interface of differing wireless communications system.
Pearson Gregory (Granada Hills CA) Melhorn Nathan R. (Framingham MA) Onarato Michael F. (Acton MA) Richards Craig A. (Wrentham MA), Multi-mode modem and data transmission method.
Gollnick Charles D. ; Luse Ronald E. ; Pavek John G. ; Sojka Marvin L. ; Cnossen James D. ; Danielson Arvin D. ; Mahany Ronald L. ; Detweiler Mary L. ; Spiess Gary N. ; West Guy J. ; Young Amos D. ; , Network supporting roaming, sleeping terminals.
Mitchell Dennis R. (San Jose CA) Molenda James R. (Fremont CA) Nakamura Karl S. (Palo Alto CA), Portable computer with removable and replaceable add-on modules.
Zook Ronald E. (Boulder CO) Gombrich Peter P. (Boulder CO), Portable handheld terminal including optical bar code reader and electromagnetic transceiver means for interactive wirel.
Bertagna Richard A. (San Dimas CA) Berry Dickey J. (LaVerne CA), Portable transaction monitoring unit for transaction monitoring and security control systems.
Meyerson Robert F. (Captiva Island FL) Chang Yung-Fu (Medina OH) Wang Ynjiun P. (Ft. Myers FL) Wall Daniel G. (Union Town OH), Portable work slate computer with multiple docking positions for interchangeably receiving removable modules.
Olnowich Howard T. (Endwell NY), Protocol-to-protocol translator for interfacing disparate serial network nodes to a common parallel switching network.
Wilson Alan L. (Hoffman Estates IL) Muri David L. (Sunrise FL) Branch Tony R. (Sunrise FL), Reduction of power consumption in a portable communication unit.
Gilbert Sheldon L. (San Diego CA) Heide Carolyn L. (Lincolnshire IL) Director Dennis L. (Wilmette IL), Reservation-based polling protocol for a wireless data communications network.
Fitzpatrick Mark E. (San Jose CA) Gouldsberry Gary R. (Cupertino CA) Chan Yat-Sum (San Jose CA) Pang Richard F. (San Jose CA), Resettable latch circuit.
Richter Roger K. (Round Rock TX) Sharp Robert O. (Round Rock TX) Stephenson Quentin H. (Austin TX), System for enabling first computer to communicate over switched network with second computer located within LAN by using.
Danielson Arvin D. (Cedar Rapids IA) Kubler Joseph J. (Nederland CO) Durbin Dennis A. (Cedar Rapids IA) Morris Michael D. (Cedar Rapids IA) Cargin ; Jr. Keith K. (Cedar Rapids IA), System including multiple device communications controller which coverts data received from two different customer trans.
Tamura Hirotaka,JPX ; Araki Hisakatsu,JPX ; Wakayama Shigetoshi,JPX ; Gotoh Kohtaroh,JPX ; Ogawa Junji,JPX, Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission.
Dowdell Ed (Massapequa NY) Giacopelli Dan (Deer Park NY) Taylor Alvin (Bayside NY) Nathanson Rex (Dix Hills NY) Dzurney Ray (Kings Park NY), Wireless communication system.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.