Method of manufacturing semiconductor substrate including separating two semiconductor layers from a growth substrate
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-033/00
H01L-021/683
H01L-021/306
H01L-021/78
H01L-021/02
출원번호
US-0183869
(2016-06-16)
등록번호
US-9899565
(2018-02-20)
우선권정보
KR-10-2015-0126184 (2015-09-07)
발명자
/ 주소
Tak, Young Jo
Kang, Sam Mook
Kim, Mi Hyun
Kim, Jun Youn
Park, Young Soo
Takeuchi, Misaichi
출원인 / 주소
Samsung Electronics Co., Ltd.
대리인 / 주소
Harness, Dickey & Pierce, P.L.C.
인용정보
피인용 횟수 :
0인용 특허 :
47
초록▼
A method of manufacturing a semiconductor substrate may include forming a first semiconductor layer on a growth substrate, forming a second semiconductor layer on the first semiconductor layer, forming a plurality of voids in the first semiconductor layer by removing portions of the first semiconduc
A method of manufacturing a semiconductor substrate may include forming a first semiconductor layer on a growth substrate, forming a second semiconductor layer on the first semiconductor layer, forming a plurality of voids in the first semiconductor layer by removing portions of the first semiconductor layer that are exposed by a plurality of trenches in the second semiconductor layer, forming a third semiconductor layer on the second semiconductor layer and covering the plurality of trenches, and separating the second and third semiconductor layers from the growth substrate. on the first semiconductor layer. The third semiconductor layer are grown from the second semiconductor layer and extend above the second semiconductor layer.
대표청구항▼
1. A method of manufacturing a semiconductor substrate comprising: forming a first semiconductor layer on a growth substrate;forming a second semiconductor layer on the first semiconductor layer, the second semiconductor layer including a plurality of trenches;forming a plurality of voids in the fir
1. A method of manufacturing a semiconductor substrate comprising: forming a first semiconductor layer on a growth substrate;forming a second semiconductor layer on the first semiconductor layer, the second semiconductor layer including a plurality of trenches;forming a plurality of voids in the first semiconductor layer by removing portions of the first semiconductor layer exposed by the plurality of trenches;forming a third semiconductor layer on the second semiconductor layer and covering the plurality of trenches, the third semiconductor layer being grown from the second semiconductor layer and extending above the second semiconductor layer; andseparating the second semiconductor layer and the third semiconductor layer integrally from the growth substrate, whereinthe forming the first semiconductor layer, the forming the second semiconductor layer, the forming the plurality of voids, the forming the third semiconductor layer, and the separating the second semiconductor layer and the third semiconductor layer are performed in situ in a single chamber. 2. The method of claim 1, wherein a lattice constant of the first semiconductor layer is different than a lattice constant of the second semiconductor layer, andthe plurality of trenches are formed by a difference between a value of the lattice constant of the first semiconductor layer and a value of a lattice constant of the second semiconductor layer. 3. The method of claim 1, wherein the plurality of trenches pass through the second semiconductor layer, andthe plurality of trenches are spaced apart from each other, andthe plurality of trenches include sidewalls that correspond with crystal facets of the second semiconductor layer. 4. The method of claim 1, wherein a lattice constant value of the second semiconductor layer is less than a lattice constant value of the first semiconductor layer. 5. The method of claim 4, wherein the lattice constant value of the second semiconductor layer is 1.2% to 2.4% less than the lattice constant value of the first semiconductor layer. 6. The method of claim 1, wherein the third semiconductor layer covers the plurality of voids in the first semiconductor layer to define closed regions in the first semiconductor layer. 7. The method of claim 1, wherein a thermal expansion coefficient of the growth substrate is different than a thermal expansion coefficient of the third semiconductor layer. 8. The method of claim 1, further comprising: stacking an additional first semiconductor layer and an additional second semiconductor layer on the second semiconductor layer prior to the forming the plurality of voids. 9. The method of claim 1, further comprising: stacking an additional first semiconductor layer and an additional second semiconductor layer on the second semiconductor layer;forming a plurality of voids in the additional second semiconductor layer prior to the forming the third semiconductor layer. 10. The method of claim 1, wherein the forming the plurality of voids includes thermally treating the first semiconductor layer under a hydrogen (H2) atmosphere. 11. The method of claim 1, wherein the growth substrate includes a silicon (Si) substrate, andthe first semiconductor layer includes gallium nitride. 12. The method of claim 1, wherein a thermal expansion coefficient of the growth substrate is different than a thermal expansion coefficient of the third semiconductor layer. 13. The method of claim 1, wherein a lattice constant value of the second semiconductor layer is less than a lattice constant value of the first semiconductor layer, the forming the plurality of voids including forming the plurality of voids such that widths of the plurality of voids are greater than widths of the plurality of trenches, anda thermal expansion coefficient of the third semiconductor layer is different from a thermal expansion coefficient of the growth substrate. 14. A method of manufacturing a semiconductor substrate comprising: forming a plurality of semiconductor layers on a growth substrate,the plurality of semiconductor layers including a first semiconductor layer, a second semiconductor layer on the first semiconductor layer, and a third semiconductor layer on the second semiconductor layer, the second semiconductor layer including segments laterally spaced apart from each other, each of the segments having an upper width that is less than a lower width, and sidewalls corresponding to a crystal facet of the second semiconductor layer,a lattice constant value of the second semiconductor layer being less than a lattice constant value of the first semiconductor layer,the third semiconductor layer being grown from the second semiconductor layer,a thermal expansion coefficient of the third semiconductor layer being different than a thermal expansion coefficient of the growth substrate, andthe first and third semiconductor layers defining a plurality of closed spaces in the first semiconductor layer below lowermost portions of the third semiconductor layer; andseparating a stack including the second semiconductor layer and the third semiconductor layer from the growth substrate, the separating the stack including generating cracks in the first semiconductor layer, whereinthe forming the plurality of semiconductor layers and the separating the stack are performed in situ in a single chamber. 15. The method of claim 14, wherein the lattice constant value of the second semiconductor layer is 1.2% to 2.4% less than the lattice constant value of the first semiconductor layer. 16. The method of claim 14, wherein the first semiconductor layer is formed of AlxInyGa1−x−yN,0≦x<1,0≦y<1, and0≦x+y<1. 17. The method of claim 14, wherein the forming the plurality of semiconductor layers includes, forming the first semiconductor layer on the growth substrate using one of a metal organic chemical vapor deposition (MOCVD) process and a hydride vapor phase epitaxy (HVPE) process,forming the second semiconductor layer on the first semiconductor layer using one of a different MOCVD process and a different HVPE process,forming a plurality of voids in the first semiconductor layer using the second semiconductor layer as a mask, andforming a third semiconductor layer on the second semiconductor layer, andthe second semiconductor layer has a thickness in a range of 10 nm to 200 nm. 18. The method of claim 7, wherein the forming the third semiconductor layer includes epitaxially growing the third semiconductor layer using a HVPE process to a thickness sufficient for inducing cracks in the first semiconductor layer during the separating the second semiconductor layer and the third semiconductor layer integrally from the growth substrate. 19. The method of claim 14, wherein the forming the plurality of semiconductor layers on the growth substrate includes forming the third semiconductor layer by epitaxially growing the third semiconductor layer using a HVPE process to a thickness sufficient for inducing cracks in the first semiconductor layer during the separating the stack from the growth substrate. 20. The method of claim 18, wherein the thickness of the third semiconductor layer is in a range of 2 nm to 100 nm,the separating the second semiconductor layer and the third semiconductor layer integrally from the growth substrate includes inducing the cracks in the first semiconductor layer as the third semiconductor cools due to stress differences between thermal expansion differences between the third semiconductor layer and the growth substrate.
Shimoda, Tatsuya; Inoue, Satoshi; Miyazawa, Wakao, Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device and liquid crystal display device produced by the same.
Shimoda, Tatsuya; Inoue, Satoshi; Miyazawa, Wakao, Exfoliating method, transferring method of thin film device, and thin film device, thin film integrated circuit device, and liquid crystal display device produced by the same.
Kim, YuSik, Light emitting device, light emitting system having the same, and fabricating method of the light emitting device and the light emitting system.
Kim, YuSik, Light emitting device, light emitting system having the same, and fabricating method of the light emitting device and the light emitting system.
Han, Kyung Taeg; Yeo, In Tae; Hahm, Hun Joo; Song, Chang Ho; Han, Seong Yeon; Na, Yoon Sung; Kim, Dae Yeon; Ahn, Ho Sik; Park, Young Sam, Light emitting diode package and fabrication method thereof.
Han, Seong Yeon; Lee, Seon Goo; Song, Chang Ho; Park, Jung Kyu; Park, Young Sam; Han, Kyung Taeg, Light emitting diode package with diffuser and method of manufacturing the same.
Kim, Yu-Sik, Light-emitting element capable of increasing amount of light emitted, light-emitting device including the same, and method of manufacturing light-emitting element and light-emitting device.
Kim, Cheol Kyu; Ryu, Yung Ho; Lee, Soo Min; Yang, Jong In; Kim, Tae Hyung, Nitride semiconductor single crystal substrate, and methods of fabricating the same and a vertical nitride semiconductor light emitting diode using the same.
Okuyama,Hiroyuki; Biwa,Goshi; Suzuki,Jun, Semiconductor light emitting device integral type semiconductor light emitting unit image display unit and illuminating unit.
Choi, Pun Jae; Lee, Jin Hyun; Park, Ki Yeol; Cho, Myong Soo, Semiconductor light emitting device, method of manufacturing the same, and semiconductor light emitting device package using the same.
Choi, Pun Jae; Lee, Jin Hyun; Park, Ki Yeol; Cho, Myong Soo, Semiconductor light emitting device, method of manufacturing the same, and semiconductor light emitting device package using the same.
Choi, Pun Jae; Lee, Jin Hyun; Park, Ki Yeol; Cho, Myong Soo, Semiconductor light emitting device, method of manufacturing the same, and semiconductor light emitting device package using the same.
Tatsuya Shimoda JP; Satoshi Inoue JP; Wakao Miyazawa JP, Separating method, method for transferring thin film device, thin film device, thin film integrated circuit device, and liquid crystal display device manufactured by using the transferring method.
Yoo, Chul Hee; Jeong, Young June; Park, Young Sam; Han, Seong Yeon; Kim, Ho Yeon; Hahm, Hun Joo; Kim, Hyung Suk, White light emitting device and white light source module using the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.