Methods, systems, and computer program product for implementing DRC clean multi-patterning process nodes with lateral fills in electronic designs
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/50
H01L-027/00
G03F-001/00
G03F-007/00
G03F-001/70
G03F-007/20
H01L-027/02
출원번호
US-0675516
(2015-03-31)
등록번호
US-9904756
(2018-02-27)
발명자
/ 주소
Ruehl, Roland
Arkhipov, Alexandre
Powell, Giles V.
Sharma, Karun
출원인 / 주소
Cadence Design Systems, Inc.
대리인 / 주소
Vista IP Law Group, LLP
인용정보
피인용 횟수 :
3인용 특허 :
41
초록▼
Disclosed are techniques for implementing DRC clean multi-patterning process nodes with lateral fills. These techniques identify design rules governing multi-patterning and track patterns by accessing a rule deck to retrieve the design rules, identify a first shape and a second shape sandwiching a s
Disclosed are techniques for implementing DRC clean multi-patterning process nodes with lateral fills. These techniques identify design rules governing multi-patterning and track patterns by accessing a rule deck to retrieve the design rules, identify a first shape and a second shape sandwiching a space and characteristics of the first and second shapes by examining design data of the electronic design, insert one or more lateral fill shapes in the space by implementing the one or more lateral fill shapes along one or more routing tracks of a legal track pattern while automatically complying with the design rules, and perform post-lateral fill or post-layout operations to improve the layout and to prepare the layout for manufacturing.
대표청구항▼
1. A computer implemented method for implementing DRC (design rule check) clean multi-patterning process nodes with lateral fills in an electronic design, comprising: identifying legal track patterns and one or more design rules that govern multiple patterning and the legal track patterns by accessi
1. A computer implemented method for implementing DRC (design rule check) clean multi-patterning process nodes with lateral fills in an electronic design, comprising: identifying legal track patterns and one or more design rules that govern multiple patterning and the legal track patterns by accessing a rule deck to retrieve the one or more design rules, wherein the legal track patterns respectively comprise corresponding sets of one or more routing tracks that are arranged based at least in part upon one or more respective permissible width values for the one or more routing tracks;identifying, at a layout editing mechanism including or coupled with at least one micro-processor of a computing system and further coupled with an input/output (I/O) mechanism of the computing system, a first shape and a second shape by using the layout editing mechanism that examines design data of a portion of the electronic design to determine the first and the second shapes that sandwich a space and one or more characteristics of the first and the second shapes;inserting one or more lateral fill shapes for the space at a lateral fill mechanism that implements the one or more lateral fill shapes along one or more respective routing tracks in a legal track pattern for the space sandwiched by the first and second shapes while complying with the one or more design rules; andperforming one or more post-layout operations on the layout including the one or more lateral fill shapes to improve the layout and to prepare the layout for manufacturing. 2. The computer implemented method of claim 1, further comprising: identifying a first set of one or more tracks corresponding to the first shape and a second set of one or more tracks corresponding to the second shape;identifying one or more first width values of the first set of one or more tracks and one or more second width values of the second set of one or more tracks; andidentifying one or more first photomask designations of the first set of one or more tracks and one or more second photomask designations of the second set of one or more tracks. 3. The computer implemented method of claim 2, further comprising: identifying a fill distance for the space by using the layout editing mechanism to identify two opposing edges of the first shape and the second shape and determine the fill distance between the two opposing edges; anddetermining whether lateral fill is to be performed for the one or more lateral fill shapes by using a track pattern evaluation mechanism to examine the fill distance against one or more criteria to determine whether the fill distance triggers the lateral fill. 4. The computer implemented method of claim 1, further comprising: determining one or more legal track pattern candidates for the space based in part or in whole upon the one or more characteristics, wherein the one or more characteristics comprise a first width of the first shape and a second width of the second shape,a legal track pattern candidate comprises a plurality of routing tracks associated with a permissible arrangement of width values, anda track of the one or more tracks comprising a fictitious line or line segment along which one or more shapes of the electronic design are implemented; anddetermining a legal track pattern by using a track pattern evaluation mechanism or a track pattern generation mechanism that examines the one or more legal track pattern candidates against one or more criteria. 5. The computer implemented method of claim 4, further comprising: pre-coloring one or more tracks in the legal track pattern by using the track pattern processing mechanism that references the one or more design rules and assigns one or more photomask designations to the one or more tracks based in part upon a first photomask designation of the first shape or a second photomask designation of the second shape. 6. The computer implemented method of claim 4, further comprising: identifying one or more tracks in the legal track pattern that correspond to the one or more lateral fill shapes; anddetermining, at the layout editing mechanism, one or more widths for the one or more lateral fill shapes or associated with the one or more tracks corresponding to the one or more lateral fill shapes. 7. The computer implemented method of claim 6, further comprising: determining one or more photomask designations for the one or more lateral fill shapes by referencing a first photomask designation of the first shape or a second photomask designation of the second shape to determine the one or more photomask designations based in part upon the one or more design rules. 8. The computer implemented method of claim 6, further comprising: identifying one or more shape ends of the one or more lateral fill shapes by examining the design data of the one or more lateral fill shapes; andmodifying at least one shape end of the one or more shape ends of the one or more lateral fill shapes by examining the one or more design rules against the at least one shape end and extending or trimming the at least one shape end based in part upon examination results. 9. The computer implemented method of claim 1, further comprising: identifying a lateral fill shape in the space of the layout by inquiring into an electronic design database to retrieve the lateral fill shape; andidentifying a sliced line segment for the lateral fill shape by projecting shape ends of the lateral fill shape onto a reference line or by projecting the lateral fill shape onto the reference line to form projected shape ends for the sliced line segment. 10. The computer implemented method of claim 9, further comprising: identifying one or more slices in which the lateral fill shape is located by comparing slice lines of the one or more slices to the shape ends of the lateral fill shape; andidentifying one or more existing sliced line segments in the one or more slices by examining dictionary entries in a shape dictionary. 11. The computer implemented method of claim 10, further comprising: partitioning at least one existing sliced line segment of the one or more existing sliced line segments into multiple sliced line sub-segments by subdividing the at least one existing sliced line segment with at least one projected shape end of the projected shape ends along the sliced line segment;updating the shape dictionary by revising at least one dictionary entry of the dictionary entries with data corresponding to the multiple sliced line sub-segments; andassociating the at least one dictionary entry with the first shape or the second shape. 12. The computer implemented method of claim 1, wherein the one or more design rules includes an implied design rule that is not explicitly specified in the rule deck. 13. A system for implementing DRC (design rule check) clean multi-patterning process nodes with lateral fills in an electronic design, comprising: a plurality of mechanisms, at least one of which comprises or is coupled with at least one processor or a processor core that executes one or more threads in a computing system;a non-transitory computer accessible storage medium storing thereupon program code that includes a sequence of instructions that, when executed by the at least one micro-processor or processor core of a computing system, causes the at least one micro-processor or processor core at least to:identify legal track patterns and one or more design rules that govern multiple patterning and the legal track patterns by accessing a rule deck to retrieve the one or more design rules, wherein the legal track patterns respectively comprise corresponding sets of one or more routing tracks that are arranged based at least in part upon one or more respective permissible width values for the one or more routing tracks;identify, at a layout editing mechanism including or coupled with the at least one processor or processor core and further coupled with an input/output (TO) mechanism of the computing system, a first shape and a second shape by using the layout editing mechanism that examines design data of a portion of the electronic design to determine the first and the second shapes that sandwich a space and one or more characteristics of the first and the second shapes;insert one or more lateral fill shapes for the space at a lateral fill mechanism that implements the one or more lateral fill shapes along one or more respective routing tracks in a legal track pattern for the space sandwiched by the first and second shapes while complying with the one or more design rules; andperform one or more layout operations on the layout including the one or more lateral fill shapes to improve the layout and to prepare the layout for manufacturing. 14. The system of claim 13, wherein the non-transitory memory holds the program code, and the program code includes further instructions that, when executed by the at least one micro-processor or processor core, cause the at least one processor or processor core to: identify a first set of one or more tracks corresponding to the first shape and a second set of one or more tracks corresponding to the second shape;identify one or more first width values of the first set of one or more tracks and one or more second width values of the second set of one or more tracks;identify one or more first photomask designations of the first set of one or more tracks and one or more second photomask designations of the second set of one or more tracks;identify a fill distance for the space by using the layout editing mechanism to identify two opposing edges of the first shape and the second shape and determine the fill distance between the two opposing edges; anddetermine whether lateral fill is to be performed by using a track pattern evaluation mechanism to examine the fill distance against one or more criteria to determine whether the fill distance triggers the lateral fill. 15. The system of claim 13, wherein the non-transitory memory holds the program code, and the program code includes further instructions that, when executed by the at least one processor or processor core, causes the at least one micro-processor or processor core to: determine one or more legal track pattern candidates for the space based in part or in whole upon the one or more characteristics, wherein the one or more characteristics comprise a first width of the first shape and a second width of the second shape; anddetermine a legal track pattern to examine the one or more legal track pattern candidates against one or more criteria. 16. The system of claim 15, wherein the non-transitory memory holds the program code, and the program code includes further instructions that, when executed by the at least one processor or processor core, causes the at least one micro-processor or processor core to: pre-color one or more tracks in the legal track pattern to reference the one or more design rules and assign one or more photomask designations to the one or more tracks based in part upon a first photomask designation of the first shape or a second photomask designation of the second shape;identify one or more tracks in the legal track pattern that correspond to the one or more lateral fill shapes; anddetermine one or more widths for the one or more lateral fill shapes or associated with the one or more tracks corresponding to the one or more lateral fill shapes. 17. An article of manufacture comprising a non-transitory computer accessible storage medium having stored thereupon a sequence of instructions which, when executed by at least one processor or at least one processor core executing one or more threads, causes the at least one processor or the at least one processor core to perform a set of acts for implementing DRC (design rule check) clean multi-patterning process nodes with lateral fills in an electronic design, the set of acts comprising: identifying legal track patterns and one or more design rules that govern multiple patterning and the legal track patterns by accessing a rule deck to retrieve the one or more design rules, wherein the legal track patterns respectively comprise corresponding sets of one or more routing tracks that are arranged based at least in part upon one or more respective permissible width values for the one or more routing tracks;identifying, at a layout editing mechanism including or coupled with the at least one processor or processor core and further coupled with an input/output (TO) mechanism of the computing system, a first shape and a second shape by using the layout editing mechanism that examines design data of a portion of the electronic design to determine the first and the second shapes that sandwich a space and one or more characteristics of the first and the second shapes;inserting one or more lateral fill shapes for the space at a lateral fill mechanism that implements the one or more lateral fill shapes along one or more respective routing track in a track pattern for the space sandwiched by the first and second shapes while complying with the one or more design rules; andperforming one or more layout operations on the layout including the one or more lateral fill shapes to improve the layout and to prepare the layout for manufacturing. 18. The article of manufacture of claim 17, the set of acts further comprising: identifying one or more tracks in the legal track pattern that correspond to the one or more lateral fill shapes;determining one or more widths for the one or more lateral fill shapes or associated with the one or more tracks corresponding to the one or more lateral fill shapes; anddetermining one or more photomask designations for the one or more lateral fill shapes by referencing a first photomask designation of the first shape or a second photomask designation of the second shape to determine the one or more photomask designations based in part upon the one or more design rules. 19. The article of manufacture of claim 17, the set of acts further comprising: identifying a lateral fill shape in the space of the layout by inquiring into an electronic design database to retrieve the lateral fill shape;identifying a sliced line segment for the lateral fill shape by projecting shape ends of the lateral fill shape to form projected shape ends or by projecting the lateral fill shape onto a reference line;identifying one or more slices in which the lateral fill shape is located by comparing slice lines of the one or more slices to the shape ends of the lateral fill shape; andidentifying one or more existing sliced line segments in the one or more slices by examining dictionary entries in a shape dictionary. 20. The article of manufacture of claim 17, the set of acts further comprising: partitioning at least one existing sliced line segments of the one or more existing sliced line segments into multiple sliced line sub-segments by subdividing the at least one existing sliced line segments with at least one projected shape end of the projected shape ends;updating the shape dictionary by revising at least one dictionary entry of the dictionary entries with data corresponding to the multiple sliced line sub-segments; andassociating the at least one dictionary entry with the lateral fill shape dictionary.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (41)
Yoel, David William; Littlefield, John E.; Hill, Robert Duane, Airborne widefield airspace imaging and monitoring.
Park, Dong-woon; Lee, Hyun-jong; Choi, Si-young; Bae, Yong-kug, Method of forming pattern, reticle, and computer readable medium for storing program for forming pattern.
Roy Kaushik (West Lafayette IN) Nag Sudip K. (Pittsburgh PA), Method of segmenting an FPGA channel architecture for maximum routability and performance.
Lee, Yinnie; Markham, Jeffrey; Ruehl, Roland; Sharma, Karun, Method, system, and computer program product for interconnecting circuit components with track patterns for electronic circuit designs.
Reed, Brian; Smayling, Michael C.; Hong, Joseph N.; Fairbanks, Stephen; Becker, Scott T., Methods for defining and utilizing sub-resolution features in linear topology.
Yuan, Lei; Choi, Soo Han; Kye, Jongwook; Levinson, Harry J., Methods of generating circuit layouts that are to be manufactured using SADP routing techniques and virtual non-mandrel mask rules.
Salowe, Jeffrey S., Methods, systems, and articles of manufacture for automatically assigning track patterns to regions for physical implementation of an electronic design.
Powell, Giles V.; Arkhipov, Alexandre; Ruehl, Roland; Sharma, Karun, Methods, systems, and computer program product for a bottom-up electronic design implementation flow and track pattern definition for multiple-patterning lithographic techniques.
Arkhipov, Alexandre; Powell, Giles V.; Ruehl, Roland; Sharma, Karun, Methods, systems, and computer program product for implementing DRC clean multi-patterning process nodes with parallel fills in electronic designs.
Gray, Michael S.; Guzowski, Matthew T.; Ivrii, Alexander; Liebmann, Lars W.; McCullen, Kevin W.; Tellez, Gustavo E.; Gester, Michael, Reducing color conflicts in triple patterning lithography.
Buehler,Markus T.; Cohn,John M.; Hathaway,David J.; Hibbeler,Jason D.; Koehl,Juergen, Use of redundant routes to increase the yield and reliability of a VLSI layout.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.