최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
DataON 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Edison 바로가기다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
Kafe 바로가기국가/구분 | United States(US) Patent 등록 |
---|---|
국제특허분류(IPC7판) |
|
출원번호 | US-0864244 (2013-04-17) |
등록번호 | US-9911627 (2018-03-06) |
발명자 / 주소 |
|
출원인 / 주소 |
|
대리인 / 주소 |
|
인용정보 | 피인용 횟수 : 1 인용 특허 : 349 |
A method for processing a 3D semiconductor device, the method including: processing a first layer comprising first transistors, forming a first power distribution grid to provide power to the first transistors, processing a second layer overlying the first transistors and including second transistor
A method for processing a 3D semiconductor device, the method including: processing a first layer comprising first transistors, forming a first power distribution grid to provide power to the first transistors, processing a second layer overlying the first transistors and including second transistors, where the second layer includes a through layer via with diameter of less than 150 nm, forming a second power distribution grid overlaying the second transistors, where the first power distribution grid includes first power conductors and the second power distribution grid includes second power conductors, and where the second power conductors are substantially wider or thicker than the first power conductors, and where the device includes a plurality of vias to connect the second power distribution grid to the first power distribution grid.
1. A method for processing a 3D semiconductor device, the method comprising: processing a first layer comprising first transistors,forming a first power distribution grid to provide power to said first transistors,processing a second layer overlying said first transistors and comprising second trans
1. A method for processing a 3D semiconductor device, the method comprising: processing a first layer comprising first transistors,forming a first power distribution grid to provide power to said first transistors,processing a second layer overlying said first transistors and comprising second transistors, wherein said second layer has a thickness greater than 5 nm and less than 2 microns,forming a second power distribution grid overlaying said second transistors, wherein said first power distribution grid comprises first power conductors and said second power distribution grid comprises second power conductors, andwherein said second power conductors are substantially wider or thicker than said first power conductors, andwherein said device comprises a plurality of vias to connect said second power distribution grid to said first power distribution grid. 2. The method according to claim 1, further comprising: forming a thermal connection path from said second layer to a top or bottom surface of said device, wherein said thermal connection path has a thermal conductivity greater than 10 W/m-K. 3. The method according to claim 1, further comprising: forming a heat-spreader layer between said first layer and said second layer, wherein said heat-spreader layer comprises a thermal conductivity greater than 10 W/m-K. 4. The method according to claim 1, further comprising: forming a power distribution network to provide power to said second transistors, wherein said power distribution network provides a heat removal path to at least one of said second transistors. 5. The method according to claim 1, further comprising: forming at least one thermally conductive and electrically non-conducting contact to at least one of said second transistors. 6. The method according to claim 1, wherein said through layer via is part of a heat removal structure of said device. 7. The method according to claim 1, further comprising: forming a power distribution network to provide power to said second transistors, wherein said device comprises a heat removal path between said power distribution network and a top or bottom surface of said device. 8. A method for processing a 3D semiconductor device, the method comprising: processing a first layer comprising first transistors,processing a second layer overlying said first transistors and comprising second transistors, wherein said second layer has a thickness greater than 5 nm and less than 2 microns,wherein said first layer comprises at least one first circuit comprising said first transistors, said at least one first circuit is circumscribed by a first guard ring,wherein said second layer comprises at least one second circuit comprising said second transistors, said at least one second circuit is circumscribed by a second guard ring, andwherein said second guard ring overlays said first guard ring wherein said second dice lane is overlaying and aligned to said first dice lane, and wherein said aligned is misaligned less than 200 nm,wherein said second dice lane is overlaying and aligned to said first dice lane, andwherein said aligned is misaligned less than 40 nm. 9. The method according to claim 8, further comprising: forming a thermal connection path from said second layer to a top or bottom surface of said device, wherein said thermal connection path has a thermal conductivity greater than 10 W/m-K. 10. The method according to claim 8, further comprising: forming a heat-spreader layer between said first layer and said second layer, wherein said heat-spreader layer comprises a thermal conductivity greater than 10 W/m-K. 11. The method according to claim 8, further comprising: forming a power distribution network to provide power to said second transistors, wherein said power distribution network provides a heat removal path to at least one of said second transistors. 12. The method according to claim 8, further comprising: forming at least one thermally conductive and electrically non-conducting contact to at least one of said second transistors. 13. The method according to claim 8, wherein said through layer via is part of a heat removal structure of said device. 14. The method according to claim 8, further comprising: forming a power distribution network to provide power to said second transistors, wherein said device comprises a heat removal path between said power distribution network and a top or bottom surface of said device. 15. A method for processing a 3D semiconductor device, the method comprising: processing a first layer comprising first transistors,processing a second layer overlying said first transistors and comprising second transistors, wherein said second layer has a thickness greater than 5 nm and less than 2 microns,wherein a portion of said first transistors is circumscribed by a first dice lane of at least 10 microns width, and there are no conductive connections to said portion of said first transistors that cross said first dice lane;wherein a portion of said second transistors is circumscribed by a second dice lane of at least 10 microns width, and there are no conductive connections to said portion of second transistors that cross said second dice lane,wherein said second dice lane is overlaying and aligned to said first dice lane, andwherein said aligned is misaligned less than 200 nm. 16. The method according to claim 15, further comprising: forming a thermal connection path from said second layer to a top or bottom surface of said device,wherein said thermal connection path has a thermal conductivity greater than 10 W/m-K. 17. The method according to claim 15, further comprising: forming a heat-spreader layer between said first layer and said second layer, wherein said heat-spreader layer comprises a thermal conductivity greater than 10 W/m-K. 18. The method according to claim 15, further comprising: forming a power distribution network to provide power to said second transistors, wherein said power distribution network provides a heat removal path to at least one of said second transistors. 19. The method according to claim 15, further comprising: forming at least one thermally conductive and electrically non-conducting contact to at least one of said second transistors. 20. The method according to claim 15, wherein said through layer via is part of a heat removal structure of said device.
Copyright KISTI. All Rights Reserved.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.