Multi-layer stack with embedded tamper-detect protection
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G08B-013/14
G08B-013/12
출원번호
US-0053336
(2016-02-25)
등록번호
US-9916744
(2018-03-13)
발명자
/ 주소
Busby, James A.
Isaacs, Phillip Duane
Santiago-Fernandez, William
출원인 / 주소
INTERNATIONAL BUSINESS MACHINES CORPORATION
대리인 / 주소
Maranzano, Teddi
인용정보
피인용 횟수 :
3인용 특허 :
123
초록▼
Tamper-respondent assemblies and methods of fabrication are provided which include a multi-layer stack having multiple discrete component layers stacked and electrically connected together via a plurality of electrical contacts in between the component layers. Further, the tamper-respondent assembly
Tamper-respondent assemblies and methods of fabrication are provided which include a multi-layer stack having multiple discrete component layers stacked and electrically connected together via a plurality of electrical contacts in between the component layers. Further, the tamper-respondent assembly includes a tamper-respondent electronic circuit structure embedded within the multi-layer stack. The tamper-respondent electronic circuit structure includes at least one tamper-respondent sensor embedded, at least in part, within at least one component layer of the multiple discrete component layers of the multi-layer stack. The tamper-respondent electronic circuit structure defines a secure volume within the multi-layer stack. For instance, the tamper-respondent electronic circuit structure may be fully embedded within the multi-layer stack, with monitor circuitry of the tamper-respondent electronic circuit structure residing within the secure volume within the multi-layer stack.
대표청구항▼
1. A tamper-respondent assembly comprising: a multi-layer stack comprising multiple discrete component layers stacked and electrically connected together via a plurality of electrical contacts in between the component layers;a tamper-respondent electronic circuit structure embedded within the multi-
1. A tamper-respondent assembly comprising: a multi-layer stack comprising multiple discrete component layers stacked and electrically connected together via a plurality of electrical contacts in between the component layers;a tamper-respondent electronic circuit structure embedded within the multi-layer stack, the tamper-respondent electronic circuit structure comprising at least one tamper-respondent sensor embedded, at least in part, within at least one component layer of the multiple discrete component layers of the multi-layer stack, the tamper-respondent electronic circuit structure defining a secure volume within the multi-layer stack; andwherein: the multi-layer stack comprises a first component layer, at least one in-between component layer, and a second component layer stacked together, the at least one in-between component layer being disposed between the first component layer and the second component layer in the multi-layer stack, and wherein the tamper-respondent electronic circuit structure is associated with the first component layer, the at least one in-between component layer, and the second component layer, with the secure volume being defined, at least in part, within the at least one in-between component layer;the at least one tamper-respondent sensor comprises at least one lower tamper-detect circuit within the first component layer and at least one upper tamper-detect circuit within the second component layer; andthe at least one tamper-respondent sensor further comprises at least one peripheral tamper-detect circuit, the at least one peripheral tamper-detect circuit defined, at least in part, by a plurality of through-substrate vias extending through the at least one in-between component layer, wherein the at least one upper tamper-detect circuit, the at least one lower tamper-detect circuit, and the at least one peripheral tamper-detect circuit electrically connect to monitor circuity of the tamper-respondent electronic circuit structure and facilitate defining the secure volume within the multi-layer stack. 2. The tamper-respondent assembly of claim 1, wherein the at least one peripheral tamper-detect circuit extends between the at least one upper tamper-detect circuit and the at least one lower tamper-detect circuit, and is disposed about the periphery of the at least one in-between component layer. 3. The tamper-respondent assembly of claim 1, wherein the multi-layer structure resides on a base component layer, the base component layer being a 2.5D interposer. 4. A tamper-respondent assembly comprising: a multi-layer stack comprising multiple discrete component layers stacked and electrically connected together via a plurality of electrical contacts in between the component layers;a tamper-respondent electronic circuit structure embedded within the multi-layer stack, the tamper-respondent electronic circuit structure comprising at least one tamper-respondent sensor embedded, at least in part, within at least one component layer of the multiple discrete component layers of the multi-layer stack, the tamper-respondent electronic circuit structure defining a secure volume within the multi-layer stack;wherein the multi-layer stack comprises a first component layer, at least one in-between component layer, and a second component layer stacked together, the at least one in-between component layer being disposed between the first component layer and the second component layer in the multi-layer stack, and wherein the tamper-respondent electronic circuit structure is associated with the first component layer, the at least one in-between component layer, and the second component layer, with the secure volume being defined, at least in part, within the at least one in-between component layer; andwherein the multi-layer stack comprises multiple in-between component layers disposed between the first component layer and the second component layer, the at least one in-between component layer being at least one in-between component layer of the multiple in-between component layers, and the at least one tamper-respondent sensor comprises at least one peripheral tamper-detect circuit, the at least one peripheral tamper-detect circuit including respective pluralities of through-substrate vias, each plurality extending through a respective component layer of the multiple in-between component layers, at least some through-substrate vias of the respective pluralities of through-substrate vias being electrically interconnected in the at least one peripheral tamper-detect circuit by respective electrical contacts of the plurality of electrical contacts disposed in between component layers of the multi-layer stack. 5. The tamper-respondent assembly of claim 4, further comprising an under-fill material disposed between adjacent component layers of the multiple discrete component layers, the under-fill material surrounding, at least in part, electrical contacts of the plurality of electrical contacts in between the component layers. 6. The tamper-respondent assembly of claim 1, wherein the at least one upper tamper-detect circuit or the at least one lower tamper-detect circuit comprises multiple stacked tamper-detect circuits within one component layer of the at least one component layer of the multi-layer stack. 7. The tamper-respondent assembly of claim 1, wherein the tamper-respondent electronic circuit structure is embedded within the multi-layer stack, and the secure volume resides fully within the multi-layer stack. 8. A tamper-respondent assembly comprising: a multi-layer stack comprising multiple discrete component layers stacked and electrically connected together via a plurality of electrical contacts in between the component layers; anda tamper-respondent electronic circuit structure within the multi-layer stack, the tamper-respondent electronic circuit structure comprising: at least one tamper-respondent sensor, each tamper-respondent sensor being embedded, at least in part, within one or more component layers of the multiple discrete component layers of the multi-layer stack;monitor circuitry electrically connected to monitor the at least one tamper-respondent sensor for a tamper event, wherein the at least one tamper-respondent sensor and the monitor circuitry reside within, and facilitate defining a secure volume within, the multi-layer stack; andwherein: the multi-layer stack comprises a first component layer, at least one in-between component layer, and a second component layer stacked together, the at least one in-between component layer being disposed between the first component layer and the second component layer in the multi-layer stack, and wherein the tamper-respondent electronic circuit structure is associated with the first component layer, the at least one in-between component layer, and the second component layer, with the secure volume being defined, at least in part, within the at least one in-between component layer; andthe at least one tamper-respondent sensor comprises at least one peripheral tamper-detect network, the at least one peripheral tamper-detect network defined, at least in part, by a plurality of through-substrate vias extending through the at least one in-between component layer, wherein the at least one peripheral tamper-detect circuit is electrically connected to the monitor circuitry of the tamper-respondent electronic circuit structure and facilitates defining the secure volume within the multi-layer stack. 9. The tamper-respondent assembly of claim 8, wherein the tamper-respondent electronic circuit structure defines the secure volume within at least two component layers of the multi-layer stack. 10. The tamper-respondent assembly of claim 8, wherein the at least one tamper-respondent sensor further comprises at least one lower tamper-detect circuit within the first component layer, and at least one upper tamper-detect circuit within the second component layer, wherein the at least one upper tamper-detect circuit, the at least one lower tamper-detect circuit, and the at least one peripheral tamper-detect circuit electrically connect to the monitor circuity of the tamper-respondent electronic circuit structure and facilitate defining the secure volume within the multi-layer stack. 11. The tamper-respondent assembly of claim 10, wherein the multi-layer stack comprises multiple in-between component layers disposed between the first component layer and the second component layer in the stack, the at least one in-between component layer being at least one in-between component layer of the multiple in-between component layers, and the at least one peripheral tamper-detect circuit including respective pluralities of through-substrate vias, each plurality extending through a respective component layer of the multiple in-between component layers, at least some through-substrate vias of the respective pluralities of through-substrate vias being electrically interconnected in the at least one peripheral tamper-detect circuit by respective electrical contacts of the plurality of electrical contacts disposed in between component layers of the multi-layer stack.
Verrier Philippe (Le Port Marly FRX) Poulenard Roger (Le Peco FRX), Arrangement for protecting an electronic card and its use for protecting a terminal for reading magnetic and/or micropro.
Angelopoulos, Marie; Graham, Teresita O.; Purushothaman, Sampath; Weingart, Steve H., Data protection by detection of intrusion into electronic assemblies.
Kleijne Theodoor A. (Dreumel NLX) de Bruin Johannes A. J. (Montfoort NLX) Goossens Jan B. (De Bilt NLX), Data security device for protecting stored data.
Brodsky, William L.; Dangler, John R.; Dreiss, Zachary T.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Enclosure with inner tamper-respondent sensor(s).
Fisher, Michael J.; Long, David C.; Peets, Michael T.; Weiss, Thomas, Enclosure with inner tamper-respondent sensor(s) and physical security element(s).
Shirakami, Takashi; Yamazaki, Naoya; Iino, Kazuhiro; Tada, Yoshiaki; Ueda, Satoshi, Heat transfer mechanism, heat dissipation system, and communication apparatus.
Bumler Heinz (Mnchen DEX) Hoffmann Richard (Gaimersheim DEX) Schirmer Klaus (Ingolstadt DEX) Zeides Otto (Ingolstadt DEX), Housing for installation in motor vehicles.
Dellmo, Russell Wayne; Petkus, Eric Edmond; Yancy, Bruce Wayne, Modular cryptographic device providing multi-mode wireless LAN operation features and related methods.
Perreault,Paul G; Clark,Douglas A; Heitmann,Kjell A, System and method for installing a tamper barrier wrap in a PCB assembly, including a PCB assembly having improved heat sinking.
Mori Ryoichi (24-12 ; Hakusan 1-chome Bunkyo-ku ; Tokyo JPX), Tamper resistant module having logical elements arranged in multiple layers on the outer surface of a substrate to prote.
Comerford Liam D. (Carmel NY) Ledermann Peter G. (Pleasantville NY) Levy Lawrence I. (Yorktown Heights NY) White Steve R. (New York NY), Tamper resistant packaging for information protection in electronic circuitry.
Brodsky, William L.; Busby, James A.; Cohen, Edward N.; Dragone, Silvio; Fisher, Michael J.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Tamper-respondent assemblies with enclosure-to-board protection.
Farquhar, Donald S.; Feger, Claudius; Markovich, Voya; Papathomas, Konstantinos I.; Poliks, Mark D.; Shaw, Jane M.; Szeparowycz, George; Weingart, Steve H., Tamper-responding encapsulated enclosure having flexible protective mesh structure.
Farquhar, Donald S.; Feger, Claudius; Markovich, Voya; Papathomas, Konstantinos I.; Poliks, Mark D.; Shaw, Jane M.; Szeparowycz, George; Weingart, Steve H., Tamper-responding encapsulated enclosure having flexible protective mesh structure.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.