Method and system for valid memory module configuration and verification
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-017/00
G06F-012/06
G06F-013/40
출원번호
US-0197471
(2016-06-29)
등록번호
US-9940235
(2018-04-10)
발명자
/ 주소
Bucaro, Edward Alfonso
출원인 / 주소
ORACLE INTERNATIONAL CORPORATION
대리인 / 주소
Kilpatrick Townsend & Stockton LLP
인용정보
피인용 횟수 :
0인용 특허 :
43
초록▼
Aspects of the present disclosure involve a system and method for verifying and validating accurate memory module placement on a printed circuit board. In one embodiment, the printed circuit board is configured to include actuating elements that can be used to verify correct memory module location p
Aspects of the present disclosure involve a system and method for verifying and validating accurate memory module placement on a printed circuit board. In one embodiment, the printed circuit board is configured to include actuating elements that can be used to verify correct memory module location placement on the printed circuit board. In another embodiment, the actuating elements can be used to validate accurate memory module placement. The actuating elements can be in the form of buttons that may be depressed and configured to trigger light emitting diodes (LEDs) that correspond to the slots on the printed circuit board.
대표청구항▼
1. An apparatus comprising: a first memory slot supported on a printed circuit board, the first memory slot configured to receive a first memory module;a second memory slot supported on the printed circuit board, the second memory slot configured to receive a second memory module;a third memory slot
1. An apparatus comprising: a first memory slot supported on a printed circuit board, the first memory slot configured to receive a first memory module;a second memory slot supported on the printed circuit board, the second memory slot configured to receive a second memory module;a third memory slot supported on the printed circuit board, the third memory slot configured to receive a third memory module;a first indicating element supported on the printed circuit board proximate the first memory slot;a second indicating element supported on the printed circuit board proximate the second memory slot;a third indicating element supported on the printed circuit board proximate the third memory slot; andat least one actuating element in electrical communication with the first indicating element, the second indicating element, and the third indicating element, actuation of the at least one actuating element causing activation of the first indicating element in association with a first memory configuration where the first memory module is in the first memory slot or causing the activation of the second indicating element and the third indicating element in association with a second memory configuration providing more computer memory than the first memory configuration, and where the second memory module is in the second memory slot and the third memory module is in the third memory slot. 2. The apparatus of claim 1, wherein the at least one actuating element is hardwired to the first indicating element, the second indicating element, and the third indicating element. 3. The apparatus of claim 1, wherein the actuation of the at least one actuating element causes the activation of the first indicating element based on a report generated by a device driver. 4. The apparatus of claim 1, wherein the actuation of the at least one actuating element causes that activation of the first indicating element, the second indicating element, and the third indicating element in association with the second memory configuration. 5. The apparatus of claim 1, wherein the first memory configuration is a minimum memory configuration. 6. The apparatus of claim 1, wherein the second memory configuration is a medium memory configuration. 7. The apparatus of claim 1, wherein an activated indicating element causes illumination of the corresponding proximate memory slot. 8. The apparatus of claim 1, wherein a first actuation of a first actuating element corresponds to the activation of the first indication element associated with the first memory configuration and wherein a first actuation of a second actuating element corresponds to the activation of the second indicating element and the third indicating element in association with the second memory configuration. 9. The apparatus of claim 1, wherein a first actuation of the at least one actuating element corresponds to the activation of the first indication element associated with the first memory configuration and a second actuation of the at least one actuating element corresponds to the activation of the second indicating element and the third indicating element in association with the second memory configuration. 10. An apparatus comprising: a plurality of memory slots coupled to a printed circuit board, the plurality of memory slots configured to receive a first plurality of memory modules associated with a first memory configuration and configured to receive a second plurality of memory modules associated with a second memory configuration;a plurality of indicating elements, each indicating element of the plurality of indicating elements positioned adjacent to one of the plurality of memory slots; anda first actuating element electrically connected to the plurality of indicating elements, a depression of the first actuating element illuminating a first set of the plurality of indicating elements corresponding to the first memory configuration and visually indicating into which of the plurality of memory slots the memory modules are placed to achieve the first memory configuration or illuminating a second set of the plurality of indicating elements different from the first set of the plurality of indicating elements, the second set of the plurality of indicating elements corresponding to the second memory configuration and visually indicating into which of the plurality of memory slots the memory modules are placed to achieved the second memory configuration. 11. The apparatus of claim 10, wherein a first depression of the first actuating element illuminates the first set of the plurality of indicating elements corresponding to the first memory configuration. 12. The apparatus of claim 10, wherein a second depression of the first actuating element illuminates the second set of the plurality of indicating elements corresponding to the second memory configuration. 13. The apparatus of claim 10, wherein a first depression of a second actuating element illuminates the second set of the plurality of indicating elements corresponding to the second memory configuration. 14. The apparatus of claim 10, wherein the first memory configuration is a minimum memory configuration. 15. The apparatus of claim 10, wherein the second memory configuration is a medium memory configuration. 16. The apparatus of claim 10, wherein the first actuating element is hardwired to the plurality of indicating elements. 17. The apparatus of claim 10, wherein the first set of the plurality of indicating elements includes a portion of the plurality of indicating elements. 18. The apparatus of claim 12, wherein the first and the second depressions of the first actuating element are functions of a routine that locates the corresponding first set and second set of the plurality of indicating elements to illuminate. 19. A method for determining memory slot locations for memory module placement comprising: receiving a first input at a first actuating element electrically connected to a plurality of indicating elements; andilluminating a first set of the plurality of indicating elements corresponding to a first memory configuration in response to the first input received at the first actuating element, wherein the illuminated first set of plurality of indicating elements visually indicate into which of a plurality of memory slots memory modules are placed to achieve the first memory configuration or illuminating a second set of the plurality of indicating elements different from the first set of the plurality of indicating elements, the second set of the plurality of indicating elements corresponding to a second memory configuration and visually indicating into which of the plurality of memory slots the memory modules are placed to achieve the second memory configuration. 20. The method of claim 19, wherein the first actuating element is hardwired to the plurality of indicating elements.
Leavitt William I. ; Clemson Conrad R. ; Somers Jeffrey S. ; Chaves John M. ; Barbera David R. ; Clayton Shawn A., Digital data processing methods and apparatus for fault isolation.
Dang, Tu T.; Kantner, Jr., Robert F.; McMillan, Henry G.; Morrell, Carl A.; Purrington, Challis L.; Williams, Mark W., Enabling memory module slots in a computing system after a repair action.
Polich Herman (Monument CO) Nicholson James (Colorado Springs CO) Emlich Larry (Colorado Springs CO), Identifying likely failure points in a digital data processing system.
Hill Fletcher L. (Golden CO) Holm Douglas A. (Broomfield CO) Jurestovsky Nancy R. (Golden CO) Pinkham Gregory A. (Berthoud CO), Knowledge based field replaceable unit management.
Dell Timothy J. ; Dimitri Kamal E. ; Dramstad Kent A. ; Faucher Marc R. ; Hazelzet Bruce G. ; Singer Bruce W., Memory card design with parity and ECC for non-parity and non-ECC systems.
Glackemeyer Richard E. (Harvard MA) Petty Robert C. (Princeton MA) Page Calvin F. (Brookline NH), Method and apparatus for isolating faults in a digital logic circuit.
Grossman Leonid ; Lee Sherman ; Vepa Ramkrishna, Method and system for graceful recovery from a fault in peripheral devices using a variety of bus structures.
Benignus, Douglas Marvin; Edwards, Mark Steven; Tysor, Arthur James, Method and system for performing problem determination procedures in hierarchically organized computer systems.
Piccirillo, Gary J.; MacLaren, John M.; Lester, Robert A.; Larson, John E.; Johnson, Jerome J.; Clark, Benjamin H., Method for supporting multi-level stripping of non-homogeneous memory to maximize concurrency.
Dev Roger H. (Durham NH) Brown Howard M. (Brighton MA) Rustici Eric S. (Londonderry NH), Network management system using status suppression to isolate network faults.
Post, Christian H.; Megason, George D.; Roscoe, Brett D.; Santeler, Paul; MacLaren, John M.; Larson, John E.; Galloway, Jeffery; Tavallaei, Siamak; Majni, Tim W.; Lester, Robert Allan; Anand, Anisha;, Removable memory cartridge system for use with a server or other processor-based device.
Kevin E. Canady ; Byron T. Butterfield ; Dwight W. Doss ; Dennis C. Dupont ; Mark C. Tindall ; Richard S. Weldon, Jr., System and method for managing faults in a data transmission system.
Ferris Thomas M. (Tucson AZ) Gross Andrew L. (Tucson AZ) Hill Mark E. (Tucson AZ) Torrens Douglas E. (Tucson AZ), System for localizing field replaceable unit failures employing automated isolation procedures and weighted fault probab.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.