Single μC-buckboost converter with multiple regulated supply outputs
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H02J-001/10
H02J-003/00
H02M-003/07
H02M-001/00
출원번호
US-0876518
(2011-09-29)
등록번호
US-9954436
(2018-04-24)
국제출원번호
PCT/US2011/054106
(2011-09-29)
§371/§102 date
20130328
(20130328)
국제공개번호
WO2012/047738
(2012-04-12)
발명자
/ 주소
Khlat, Nadim
출원인 / 주소
Qorvo US, Inc.
대리인 / 주소
Withrow & Terranova, P.L.L.C.
인용정보
피인용 횟수 :
0인용 특허 :
216
초록▼
The detailed description described embodiments of highly efficient power management systems configurable to simultaneously generate various output voltage levels for different components, sub-assemblies, and devices of electronic devices, sub-systems, and systems. In particular, the described embodi
The detailed description described embodiments of highly efficient power management systems configurable to simultaneously generate various output voltage levels for different components, sub-assemblies, and devices of electronic devices, sub-systems, and systems. In particular, the described embodiments include power management systems that substantially reduce or eliminate the need for inductors, large numbers of capacitors, and complex switching techniques to transform an available voltage level from a system power source, such as a battery, to more desirable power supply voltages. Some described embodiments include a charge pump that uses only two flying capacitors to simultaneously generate multiple supply outputs, where each of the multiple supply outputs may provide either the same or a different output voltage level. The described embodiments also include efficient power management systems that flexibly provide highly accurate voltage levels that are substantially insensitive to the voltage level provided by a system power source, such as a battery.
대표청구항▼
1. An apparatus comprising: a first flying capacitor;a second flying capacitor;a switch matrix having an input, a first output, and a second output to which the first flying capacitor and the second flying capacitor are selectively coupled; anda controller configured to, in response to a given value
1. An apparatus comprising: a first flying capacitor;a second flying capacitor;a switch matrix having an input, a first output, and a second output to which the first flying capacitor and the second flying capacitor are selectively coupled; anda controller configured to, in response to a given value X of a ratio between a supply voltage VS at the input and a first desired output voltage at the first output, control the switch matrix to couple the first flying capacitor and the second flying capacitor to the input in a charging arrangement corresponding to the given value X during a charge phase, and during a first discharge phase couple the first flying capacitor and the second flying capacitor to the first output in a first discharging arrangement corresponding to the given value X to generate the first desired output voltage, and during a second discharge phase couple the first flying capacitor and the second flying capacitor to the second output in a second discharging arrangement corresponding to the given value X to generate a second desired output voltage, wherein the switch matrix and controller are configured to: include a first boost/buck mode that generates a voltage equal to (7/4)·VS for the first desired output voltage in which the second desired output voltage is less than VS; andinclude a first buck/boost mode that at least generates a voltage that is equal to (7/4)·VS for the second desired output voltage in which the first desired output voltage is less than VS. 2. The apparatus of claim 1 wherein the first desired output voltage is equal to X·VS and the second desired output voltage is equal to (1−X)·VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4 in a buck/buck mode. 3. The apparatus of claim 1 wherein the first desired output voltage is equal to (1−X)·VS and the second desired output voltage is equal to X·VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4 in a buck/buck mode. 4. The apparatus of claim 1 wherein the first desired output voltage is equal to X·VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4, and the second desired output voltage is equal to (1+X)·VS, wherein X is one of 1/4, 1/3, 1/2, and 2/3 in a second buck/boost mode. 5. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in the charging arrangement. 6. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in parallel in the charging arrangement. 7. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in the first discharging arrangement. 8. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in parallel in the first discharging arrangement. 9. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in the second discharging arrangement. 10. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in parallel in the second discharging arrangement. 11. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in the charging arrangement, the first discharging arrangement, and the second discharging arrangement. 12. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in both the charging arrangement and the first discharging arrangement, and the first flying capacitor and the second flying capacitor are coupled in parallel in the second discharging arrangement. 13. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in the charging arrangement, the first flying capacitor and the second flying capacitor are coupled in parallel in the first discharging arrangement, and the first flying capacitor and the second flying capacitor are coupled in series in the second discharging arrangement. 14. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in series in the charging arrangement, and the first flying capacitor and the second flying capacitor are coupled in both the first discharging arrangement and the second discharging arrangement. 15. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in parallel in the charging arrangement, and the first flying capacitor and the second flying capacitor are coupled in both the first discharging arrangement and the second discharging arrangement. 16. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in parallel in the charging arrangement, the first flying capacitor and the second flying capacitor are coupled in series in the first discharging arrangement, and the first flying capacitor and the second flying capacitor are coupled in parallel in the second discharging arrangement. 17. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in both the charging arrangement and the first discharging arrangement, and the first flying capacitor and the second flying capacitor are coupled in series in the second discharging arrangement. 18. The apparatus of claim 1 wherein the first flying capacitor and the second flying capacitor are coupled in parallel in the charging arrangement, the first discharging arrangement, and the second discharging arrangement. 19. The apparatus of claim 1 further including a first holding capacitor coupled between the first output and a fixed voltage node. 20. The apparatus of claim 19 further including a second holding capacitor coupled between the second output and the fixed voltage node. 21. The apparatus of claim 20 wherein the fixed voltage node is ground. 22. The apparatus of claim 1 further including a first bypass switch coupled between the input and the first output. 23. The apparatus of claim 22 further including a second bypass switch coupled between the input and the second output. 24. The apparatus of claim 23 wherein the first bypass switch and the second bypass switch are solid state switches. 25. The apparatus of claim 1 wherein the switch matrix comprises solid state switches. 26. The apparatus of claim 25 wherein the solid state switches are field effect transistors (FETs). 27. The apparatus of claim 1 wherein the switch matrix comprises micro-electromechanical systems (MEMS) contact switches. 28. The apparatus of claim 1 further comprising a first regulator circuit having a first reference voltage input, a first unregulated input coupled to the first output of the switch matrix, and a first regulated output, wherein a first feedback loop coupled between the first regulated output and the first reference voltage input is configured to maintain a first regulated voltage at the first regulated output that is proportional to a first reference voltage at the first reference voltage input. 29. The apparatus of claim 28 further comprising a second regulator circuit having a second reference voltage input, a second unregulated input coupled to the second output of the switch matrix, and a second regulated output, wherein a second feedback loop coupled between the second regulated output and the second reference voltage input is configured to maintain a second regulated voltage at the second regulated output that is proportional to a second reference voltage at the second reference voltage input. 30. The apparatus of claim 1 wherein the first desired output voltage is equal to (1−X)·VS wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4, and the second desired output voltage is equal to (1+X)·VS, wherein X is one of 1/4, 1/3, 1/2, and 2/3 in a second buck/boost mode. 31. The apparatus of claim 1 wherein the first desired output voltage is equal to (1+X)·VS, wherein X is one of 1/4, 1/3, 1/2, and 2/3, and the second desired output voltage is equal to X·VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4 in a second boost/buck mode. 32. The apparatus of claim 1 wherein the first desired output voltage is equal to (1+X)·VS, wherein X is one of 1/4, 1/3, 1/2, and 2/3, and the second desired output voltage is equal to (1−X)·VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4 in a second boost/buck mode. 33. The apparatus of claim 22 wherein the first desired output voltage is equal to VS and the second desired output voltage is equal to X·VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4. 34. The apparatus of claim 23 wherein the first desired output voltage is equal to X·VS and the second desired output voltage is equal to VS, wherein X is one of 1/4, 1/3, 1/2, 2/3, and 3/4.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (216)
Kay,Michael R., Active ripple reduction switched mode power supplies.
Tan, Geroncio O.; Heffield, Timothy W.; Leizerovich, Gustavo D.; Tan, Danilo O., Amplifier with varying supply voltage and input attenuation based upon supply voltage.
Lim, Hyung-Sun; Noh, Hee-Sang; Kim, Young-Eil; Park, Bok-Ju; Baek, Sang-Hyun; Paek, Ji-Seon; Yang, Jun-Seok, Apparatus and method for expanding operation region of power amplifier.
Filliman Paul D. (Indianapolis IN) Ersoz Nathaniel H. (Brownsburg IN) Saeger Timothy W. (Indianapolis IN) Duffield David J. (Indianapolis IN) Horlander Karl F. (Indianapolis IN), Automatic letterbox detection.
Levesque, Chris; Southcombe, William David; Jones, David E.; Yoder, Scott; Stockert, Terry J., Charge pump based power amplifier envelope power supply and bias power supply.
Romesburg Eric D. (Indianapolis IN) Ersoz Nathaniel H. (Brownsburg IN) Horlander Karl F. (Indianapolis IN) Saeger Timothy W. (Indianapolis IN), Chrominance processing system for compressing and expanding video data.
Watanabe,Takahiro; Tanaka,Koji; Furutani,Koji; Muto,Hideki; Uejima,Takanori; Nakajima,Norio, Composite high frequency component and mobile communication device including the same.
Armstrong ; II Gene L. (Garland TX) Matthews Wallace E. (Richardson TX), Differential comparator powered from signal input terminals for use in power switching applications.
Baxter, Brian; Millard, Jason; Arkiszewski, Roman Zbigniew; Selby, Steven, Envelope power supply calibration of a multi-mode radio frequency power amplifier.
Williams, Richard K., High-efficiency DC/DC voltage converter including capacitive switching pre-converter and down inductive switching post-regulator.
Skelton Dale James ; Miftakhutdinov Rais Karimovich, Hysteretic regulator and control method having switching frequency independent from output filter.
Briffa, Mark A.; Dawson, Joel L.; DeRoo, John E.; Komoni, Krenar; Perreault, David J.; Uyar, Oguzhan, Linearization circuits and methods for multilevel power amplifier systems.
Ersoz Nathaniel H. (Brownsburg IN) Horlander Karl F. (Indianapolis IN) Saeger Timothy W. (Indianapolis IN), Luminance processing system for compressing and expanding video data.
Tiedemann ; Jr. Edward G. ; Gilhousen Klein S. ; Odenwalder Joseph P. ; Zehavi Ephraim ; Levin Jeffrey A. ; Wheatley ; III Charles E., Method and apparatus for controlling power in a variable rate communication system.
Midya Pallab ; Connell Lawrence E. ; Gillig Steven F. ; Grosspietsch John ; Khan Andrew Merritt ; Opas George Francis ; Palandech Robert Louis, Method, device, phone and base station for providing envelope-following for variable envelope radio frequency signals.
Kim, Hyun Jeoung; Kim, Hak Su, Power supply and driving method thereof and apparatus and method for driving electro-luminescence display device using the same.
Zhang, Lingli; Shen, Dan; Gaboriau, Johann; Swanson, Eric J., Pulse-width modulated (PWM) audio power amplifier having output signal magnitude controlled pulse voltage and switching frequency.
Briffa, Mark A.; Dawson, Joel L.; DeRoo, John E.; Komoni, Krenar; Perreault, David J.; Uyar, Oguzhan, RF amplifier architecture and related techniques.
Khlat, Nadim; Bauder, Ruediger; Reed, David; Scott, Baker P., Radio frequency power amplifier improvements using pre-distortion of an amplitude modulation power supply.
Lee, Chang-Ho; An, Kyu Hwan; Yang, Ki Seok; Chang, Jaejoon; Woo, Wangmyong; Kim, Younsuk; Kim, Haksun; Lee, Ockgoo; Lee, Dong Ho; Kim, Hyungwook; Laskar, Joy, Systems and methods for power amplifiers with voltage boosting multi-primary transformers.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.