$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Optimizing processor-managed resources based on the behavior of a virtual machine monitor 원문보기

IPC분류정보
국가/구분 United States(US) Patent 등록
국제특허분류(IPC7판)
  • G06F-009/46
  • G06F-009/455
출원번호 US-0836628 (2013-03-15)
등록번호 US-9971615 (2018-05-15)
발명자 / 주소
  • Bennett, Steven M.
  • Anderson, Andrew V.
  • Jeyasingh, Stalinselvaraj
  • Kagi, Alain
  • Neiger, Gilbert
  • Uhlig, Richard
  • Zou, Xiang
  • Smith, III, Lawrence
  • Rodgers, Scott
출원인 / 주소
  • Intel Corporation
대리인 / 주소
    Nicholson De Vos Webster & Elliott LLP
인용정보 피인용 횟수 : 0  인용 특허 : 78

초록

In one embodiment, a predefined behavior of a virtual machine monitor (VMM) with respect to one or more virtual machines (VMs) is identified, and processor-managed resources associated with the one or more VMs are utilized based on the predefined behavior of the VMM.

대표청구항

1. A processor comprising: notification receiver hardware to receive a notification of a transition type, wherein a first transition type is identified by a virtual machine (VM) launch instruction to be executed by the processor and a second transition type is identified by a VM resume instruction t

이 특허에 인용된 특허 (78)

  1. Ryba Edward G. (Milpitas CA) Lipman Peter H. (Cupertino CA) Connell Jefferson J. (Cupertino CA) Weiss David (Palo Alto CA), Access control mechanism controlling access to and logical purging of access register translation lookaside buffer (ALB).
  2. Kaneda Saburo (Yokohama JPX) Tsuchimoto Takamitsu (Kawasaki JPX) Shimizu Kazuyuki (Machida JPX) Ikegami Fujio (Yokohama JPX), Address control system for software simulation.
  3. Ikegaya Hiroshi (Yokohama JPX) Umeno Hidenori (Kanagawa JPX) Kubo Takashige (Hachioji JPX) Ukai Yoshio (Yokohama JPX) Sugama Nobuyoshi (Chigasaki JPX), Address translator.
  4. Osisek Damian L. (Vestal NY), Allocation of address spaces within virtual machine compute system.
  5. Brelsford David P. (Hyde Park NY) Cutler Melvin M. (Los Angeles CA) Lafitte Jean-Louis (Moens NY FRX) Gdaniec Joseph M. (Hyde Park NY) Osisek Damian L. (Vestal NY) Plambeck Kenneth E. (Poughkeepsie N, Apparatus and method for providing private and shared access to host address and data spaces by guest programs in a virt.
  6. Arnold Todd Weston, Apparatus and method for secure distribution of data.
  7. Schleupen Richard (Ingersheim DEX), Apparatus for safeguarding data entered into a microprocessor.
  8. Green Daniel W., Cache with finely granular locked-down regions.
  9. Salt Tom (Chandler AZ) Drake Rodney (Mesa AZ), Code protection in microcontroller with EEPROM fuses.
  10. van der Made,Peter A. J, Computer immune system and method for detecting unwanted code in a computer system.
  11. Pai Hsin-Ying,TWX ; Hou Chien-Tzu, Computer system having a genetic code that cannot be directly accessed and a method of maintaining the same.
  12. Ellison, Carl M.; Golliver, Roger A.; Herbert, Howard C.; Lin, Derrick C.; McKeen, Francis X.; Neiger, Gilbert; Reneris, Ken; Sutton, James A.; Thakkar, Shreekant S.; Mittal, Millind, Controlling access to multiple isolated memories in an isolated execution environment.
  13. Curtis, Bryce Allen, Cross-platform program, system, and method having a global registry object for mapping registry equivalent functions in an OS/2 operating system environment.
  14. Chaum David (14652 Sutton St. Sherman Oaks CA 91403), Cryptographic identification, financial transaction, and credential device.
  15. Kaliski ; Jr. Burton S. (San Carlos CA), Cryptographic key escrow system having reduced vulnerability to harvesting attacks.
  16. Kobayashi Souichi,JPX, Data processing system controlling bus access to an arbitrary sized memory area.
  17. Matsuoka Michihiro (Sunto JPX) Ohba Yasumasa (Numazu JPX), Device for electrically detecting a liquid level.
  18. Schneier Bruce ; Kelsey John M., Event auditing system.
  19. Myntti Jon N. (Martinsville IN) Anderson Kirk P. (Phoenix AZ) Hosler Jay R. (Santa Cruz CA), Extended memory system and method.
  20. Favor John G. ; Weber Frederick D., Flexible implementation of a system management mode (SMM) in a processor.
  21. Tanaka Shunji (Machida JPX) Umeno Hidenori (Kanagawa JPX), Input-output control method in a virtual machine system.
  22. Yoshida Tomio (Kawasaki JPX), Inter-system communication system for communicating between operating systems using virtual machine control program.
  23. England Paul ; DeTreville John D. ; Lampson Butler W., Loading and identifying a digital rights management operating system.
  24. Branigin Michael H. (Penllyn PA) Sherbert Edward G. (Plymouth Meeting PA) Krasucki ; Jr. Joseph F. (Downingtown PA), Main bus interface package.
  25. Johnson James Scott (Fort Worth TX) Short Tim (Duncanville TX) Intrater Gideon (Sunnyvale CA), Memory management circuit which provides simulated privilege levels.
  26. DeTreville, John, Method and apparatus for authenticating an open system application to a portable IC device.
  27. Madany Peter W. ; Hamilton Graham ; Bishop Alan G., Method and apparatus for initializing a device.
  28. Arnold Todd Weston, Method and apparatus for protecting application data in secure storage areas.
  29. Kessler Peter B., Method and apparatus for selecting ways to compile at runtime.
  30. Luiz Fernando A. (Monte Sereno CA) Snyder Harlan C. (Saratoga CA) Sorg ; Jr. John H. (Los Gatos CA), Method and means for path independent device reservation and reconnection in a multi-CPU and shared device access system.
  31. Cromer, Daryl C.; Dayan, Richard A., Method and system for authenticated boot operations in a computer system of a networked computing environment.
  32. Greenstein Paul Gregory ; Guyette Richard Roland ; Rodell John Ted, Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for.
  33. Bowman-Amuah, Michel K., Method for translating an object attribute converter in an information services patterns environment.
  34. Wakui Fujio (Hadano JPX) Onitsuka Takahiro (Hadano JPX) Nozaki Izumi (Zama JPX) Kuwabara Toshinori (Hadano JPX), Method of accessing multiple virtual address spaces and computer system.
  35. Panwar Ramesh ; Chamdani Joseph I., Method of executing coded instructions in a multiprocessor having shared execution resources including active, nap, and sleep states in accordance with cache miss latency.
  36. Scalzi Casper A. (Poughkeepsie NY) Starke William J. (Austin TX), Method of using a target processor to execute programs of a source architecture that uses multiple address spaces.
  37. Bennett, Steven M.; Neiger, Gilbert; Cota-Robles, Erik C.; Jeyasingh, Stalinselvaraj; Kagi, Alain; Kozuch, Michael A.; Uhlig, Richard A., Methods and systems to manage machine state in virtual machine operations.
  38. Sudia Frank W. ; Freund Peter C. ; Huang Stuart T.F., Multi-step digital signature method and system.
  39. Hough Roger E. (Austin TX) Murray Robert E. (Kingston NY), Multiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals.
  40. Maeda Akira (Yokohama JPX), Multiprocessor system having mutual exclusion control function.
  41. McDonald, Michael F.; Arora, Sumeet; Chu, Mark, Mutual exclusion at the record level with priority inheritance for embedded systems using one semaphore.
  42. Trostle Jonathan, Networked workstation intrusion detection system.
  43. Attanasio Clement Richard (Peekskill NY) Belady Laszlo Antal (Yorktown Heights NY), Operating system authenticator.
  44. Bennett, Steven M.; Anderson, Andrew V.; Jeyasingh, Stalinselvaraj; Kagi, Alain; Neiger, Gilbert; Uhlig, Richard; Zou, Xiang; Smith, Lawrence; Rodgers, Scott, Optimizing processor-managed resources based on the behavior of a virtual machine monitor.
  45. Bennett, Steven M.; Anderson, Andrew V.; Jeyasingh, Stalinselvaraj; Kägi, Alain; Neiger, Gilbert; Uhlig, Richard; Zou, Xiang; Smith, Lawrence; Rodgers, Scott, Optimizing processor-managed resources based on the behavior of a virtual machine monitor.
  46. Derek L. Davis ; Howard C. Herbert, Platform and method for assuring integrity of trusted agent communications.
  47. Neufeld E. David (Tomball TX), Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data trans.
  48. Oprescu Florin ; Teener Michael D., Power management system for computer device interconnection bus.
  49. Buer Mark Leonard, Power-on-reset logic with secure power down capability.
  50. Brands Stefanus A. (Ina Boudier-Bakkerlaan 143 III 3582 XW Utrecht NLX), Privacy-protected transfer of electronic information.
  51. Robinson Paul T. (Arlington MA) Mason Andrew H. (Hollis NH) Hall Judith S. (Sudbury MA), Protection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces.
  52. Shultz Steven S. (Vestal NY), Provision of virtual storage resources to an operating system control program.
  53. John S. Yates, Jr. ; David L. Reese ; Korbin S. Van Dyke, Recording in a program execution profile references to a memory-mapped active device.
  54. Lowell,David E.; Tice,Caroline M., Resource allocation and protection in a multi-virtual environment.
  55. Abraham Dennis G. (Concord NC) Aden Steven G. (Cedar Park TX), Secure computer system having privileged and unprivileged memories.
  56. England, Paul; Lampson, Butler W., Secure execution of program code.
  57. Davis Derek L., Secure public digital watermark.
  58. Angelo Michael F., Secure software registration and integrity assessment in a computer system.
  59. Fine Michael ; Rollins Randy, Security system for a computerized apparatus.
  60. Nasu Hiroaki,JPX, Semiconductor device and electronic equipment having a non-volatile memory with a security function.
  61. Jacks Steven Anthony ; McNeley Kevin John, Software for controlling a reliable backup memory.
  62. Wong-Insley Becky, System and method for cross-platform application level power management.
  63. Goldschlag David M. ; Stubblebine Stuart Gerald ; Syverson Paul F., System and method for electronic transactions.
  64. Bugnion, Edouard; Devine, Scott W.; Rosenblum, Mendel, System and method for facilitating context-switching in a multi-context computer system.
  65. Edouard Bugnion ; Scott W. Devine ; Mendel Rosenblum, System and method for virtualizing computer systems.
  66. Shorter David U. (Lewisville TX), System for executing segments of application program concurrently/serially on different/same virtual machine.
  67. Wolf Paul I. (San Diego CA) Ivans Norman B. (La Jolla CA), System for locating and anticipating data storage media failures.
  68. Cota Robles,Erik; Schoenberg,Sebastian; Jeyasingh,Stalinselvaraj; Kagi,Alain; Kozuch,Michael; Neiger,Gilbert; Uhlig,Richard, Tracking operating system process and thread execution and virtual machine execution in hardware or in a virtual machine monitor.
  69. Kelly Edmund J. ; Cmelik Robert F. ; Wing Malcolm J., Translated memory protection apparatus for an advanced microprocessor.
  70. Hirosawa Toshio (Machida JPX) Kurihara Junichi (Hachioji JPX) Okumura Shigemi (Kiyose JPX) Uehara Tetsuzou (Nishitama JPX) Itoh Tsutomu (Hachioji JPX), Virtual computer system.
  71. Ogi Yoshifumi (Kawasaki JPX), Virtual computer system having input/output interrupt control of virtual machines.
  72. Brown David D. (Poughkeepsie NY) Morschhauser Wayne J. (Wappingers Falls NY) Reinheimer Rick F. (Wappingers Falls NY) Swanson Michael D. (Poughkeepsie NY), Virtual lookaside facility.
  73. Onodera Osamu (Hadano JPX), Virtual machine I/O interrupt control method compares number of pending I/O interrupt conditions for non-running virtual.
  74. Takasaki Shigeo (Sagamihara JPX) Yoshioka Masaichiro (Sagamihara JPX) Kubo Takashige (Hachioji JPX) Ukai Yoshio (Yokohama JPX) Kubo Yasuo (Yokohama JPX) Imura Jinichi (Yokosuka JPX) Hagiwara Nobutaka, Virtual machine file control system which translates block numbers into virtual addresses then into real addresses for a.
  75. Knauerhase,Robert C.; Tewari,Vijay, Virtual machine management using processor state information.
  76. Inoue Taro (Kawasaki JPX) Umeno Hidenori (Kanagawa JPX) Ohtsuki Toru (Hadano JPX) Ogawa Kiyoshi (Yokohama JPX), Virtual machine system with vitual machine resetting store indicating that virtual machine processed interrupt without v.
  77. Bryant Barbara J. (Clinton Corners NY) Garrison Glen E. (Wallkill NY) Sutherland Danny R. (Poughkeepsie NY) Rubsam Kenneth G. (Poughkeepsie NY), Virtual storage computer system having methods and apparatus for providing token-controlled access to protected pages of.
  78. Scott W. Devine ; Edouard Bugnion ; Mendel Rosenblum, Virtualization system including a virtual machine monitor for a computer with a segmented architecture.
섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로