A device includes a through substrate via (TSV) extending through a device substrate. The TSV includes a first conductive material having a sidewall, a protruding end of the TSV protruding from a second side of the device substrate. A liner covers the sidewall of the first conductive material from a
A device includes a through substrate via (TSV) extending through a device substrate. The TSV includes a first conductive material having a sidewall, a protruding end of the TSV protruding from a second side of the device substrate. A liner covers the sidewall of the first conductive material from a below the top surface of the protruding end of the TSV to an opposite end of the TSV. A passivation layer is disposed over the second side of the device substrate and over a portion of the liner disposed on the protruding end of the TSV, the passivation layer having a stair-step surface extending away from the TSV. A conductive interface layer is disposed over the passivation layer, the sidewall of the first conductive material, and the top surface of the protruding end of the TSV. A second conductive material is disposed over the first conductive material.
대표청구항▼
1. A device comprising: a through substrate via extending through a substrate, the substrate comprising a device substrate and metallization layers disposed over a first side of the device substrate, the through substrate via comprising a first conductive material having a sidewall, a protruding end
1. A device comprising: a through substrate via extending through a substrate, the substrate comprising a device substrate and metallization layers disposed over a first side of the device substrate, the through substrate via comprising a first conductive material having a sidewall, a protruding end of the through substrate via protruding from a second side of the device substrate, wherein a liner covers the sidewall of the first conductive material from a distance below the top surface of the protruding end of the through substrate via to an end of the through substrate via opposite the protruding end, wherein a portion of the liner protrudes from the second side of the device substrate;a first passivation layer disposed over the second side of the device substrate and over a portion of the liner that is disposed on the protruding end of the through substrate via, the first passivation layer having a stair-step surface extending away from the through substrate via;a conductive interface layer disposed over and contacting the first passivation layer, the sidewall of the first conductive material, and the top surface of the protruding end of the through substrate via; anda second conductive material disposed over the conductive interface layer and the first conductive material. 2. The device of claim 1, further comprising conductive bumps disposed on the metallization layers. 3. The device of claim 1, further comprising a second passivation layer disposed over the second conductive material. 4. The device of claim 3, further comprising forming an opening through the second passivation layer and connecting an external device to the through substrate via through the opening. 5. The device of claim 4, wherein the external device is a semiconductor die. 6. The device of claim 1, wherein the second conductive material is part of a redistribution line. 7. The device of claim 1, further comprising a seed layer disposed over the conductive interface layer. 8. A device comprising: a liner disposed on sidewalls of an opening that extends through a substrate, the liner protruding from a first side of the substrate;a first conductive material disposed within the opening and protruding from the first side of the substrate;a first passivation layer disposed over the first side of the substrate and the first conductive material, the first passivation layer comprising a dielectric material, the first passivation layer having a first portion adjacent to the first side of the substrate and a second portion adjacent to the first conductive material that is protruding from the first side of the substrate, wherein the second portion of the first passivation layer extends farther from the substrate than the first portion of the first passivation layer, and wherein the liner that is protruding from the first side of the substrate extends farther from the substrate than the first portion of the first passivation layer; anda second conductive material disposed over the first portion of the first passivation layer and disposed over the sidewalls and the top surface of the first conductive material that is protruding from the first side of the substrate. 9. The device of claim 8, further comprising a conductive interface layer disposed between the first conductive material and the second conductive material. 10. The device of claim 8, further comprising a seed layer disposed between the first conductive material and the second conductive material. 11. The device of claim 8, wherein the first passivation layer and the liner both comprise a first material. 12. The device of claim 11, wherein the first material comprises silicon nitride. 13. The device of claim 8, wherein the second conductive material is part of a redistribution line. 14. The device of claim 8, further comprising a second passivation layer at least partially covering a sidewall of the second conductive material. 15. A device comprising: a first through substrate via extending from a first side of a substrate into the substrate, wherein a liner is interposed between the first through substrate via and the substrate, wherein the first through substrate via extends through at least one metallization layer adjacent the substrate, wherein the first through substrate via and the liner protrude from a second side of the substrate;a dielectric layer over the through substrate via and the liner, wherein a first portion of the dielectric layer contacting the liner extends farther from the substrate than a second portion of the dielectric layer at a location between the first through substrate via and an adjacent second through substrate via, wherein the liner extends farther from the substrate than the first portion of the dielectric layer; anda first semiconductor device electrically connecting the first through substrate via and the second through substrate via in a flip-chip configuration. 16. The device of claim 15, wherein the first semiconductor device is a semiconductor die. 17. The device of claim 16, wherein the first through substrate via is electrically connected to a second semiconductor device, wherein the first through substrate via is interposed between the first semiconductor device and the second semiconductor device. 18. The device of claim 17, wherein the second semiconductor device is a printed circuit board. 19. The device of claim 15, further comprising a conductive material in contact with a sidewall of the first through substrate via and a sidewall of the second through substrate via. 20. The device of claim 19, wherein the conductive material is part of a redistribution layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (87)
Chen,Chien Hua; Chen,Zhizhang; Meyer,Neal W., 3D interconnect with protruding contacts.
Chudzik, Michael Patrick; Dennard, Robert H.; Divakaruni, Rama; Furman, Bruce Kenneth; Jammy, Rajarao; Narayan, Chandrasekhar; Purushothaman, Sampath; Shepard, Jr., Joseph F.; Topol, Anna Wanda, High density chip carrier with integrated passive devices.
Siniaguine, Oleg, Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate.
Savastiouk,Sergey; Halahan,Patrick B.; Kao,Sam, Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities.
Purushothaman, Sampath; Rothwell, Mary E.; Shahidi, Ghavam Ghavami; Yu, Roy Rongqing, Lock and key through-via method for wafer level 3 D integration and structures produced.
Kawashita, Michihiro; Yoshimura, Yasuhiro; Tanaka, Naotaka; Naito, Takahiro; Akazawa, Takashi, Manufacturing process and structure of through silicon via.
Lee, Jong Ho; Lee, Dong Ho; Ahn, Eun Chul; Kwon, Yong Chai, Method of fabricating a semiconductor device, and semiconductor device with a conductive member extending through a substrate and connected to a metal pattern bonded to the substrate.
Furukawa, Ryouichi; Suko, Kazuyuki; Hiranuma, Masayuki; Saitoh, Koichi; Yamamoto, Hirohiko; Yoshida, Tadanori; Ishizaka, Masayuki; Shimoda, Maki, Method of forming a data-storing capacitive element made in an insulating film on a semiconductor substrate.
Nemoto, Yoshihiko; Fujii, Tomonori; Sunohara, Masahiro; Sato, Tomotoshi, Method of manufacturing a semiconductor device with penetration electrodes that protrude from a rear side of a substrate formed by thinning the substrate.
Jackson, Timothy L.; Murphy, Tim E., Methods of fabrication of semiconductor dice having back side redistribution layer accessed using through-silicon vias and assemblies thereof.
Farnworth, Warren M.; Wood, Alan G.; Hiatt, William M.; Wark, James M.; Hembree, David R.; Kirby, Kyle K.; Benson, Pete A., Multi-dice chip scale semiconductor components and wafer level methods of fabrication.
Finnila Ronald M. (Carlsbad CA), Process of manufacturing a three dimensional integrated circuit from stacked SOI wafers using a temporary silicon substr.
Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
Botula, Alan B.; Joseph, Alvin J.; Nowak, Edward J.; Shi, Yun; Slinkman, James A., SOI radio frequency switch with enhanced signal fidelity and electrical isolation.
Myeong-cheol Kim KR; Hee-sung Yang KR, Semiconductor device having a conductive layer side surface slope which is at least 90.degree. and method for manufacturing the same.
Pratt, David S., Semiconductor devices including a through-substrate conductive member with an exposed end and methods of manufacturing such semiconductor devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.