A III-N enhancement-mode transistor includes a III-N structure including a conductive channel, source and drain contacts, and a gate electrode between the source and drain contacts. An insulator layer is over the III-N structure, with a recess formed through the insulator layer in a gate region of t
A III-N enhancement-mode transistor includes a III-N structure including a conductive channel, source and drain contacts, and a gate electrode between the source and drain contacts. An insulator layer is over the III-N structure, with a recess formed through the insulator layer in a gate region of the transistor, with the gate electrode at least partially in the recess. The transistor further includes a field plate having a portion between the gate electrode and the drain contact, the field plate being electrically connected to the source contact. The gate electrode includes an extending portion that is outside the recess and extends towards the drain contact. The separation between the conductive channel and the extending portion of the gate electrode is greater than the separation between the conductive channel and the portion of the field plate that is between the gate electrode and the drain contact.
대표청구항▼
1. A half bridge, comprising: a III-N structure including a conductive channel therein;a first gate electrode and a second gate electrode, the first and second gate electrodes being on the III-N structure;a first source contact and a drain contact, the first source contact and the drain contact elec
1. A half bridge, comprising: a III-N structure including a conductive channel therein;a first gate electrode and a second gate electrode, the first and second gate electrodes being on the III-N structure;a first source contact and a drain contact, the first source contact and the drain contact electrically contacting the conductive channel, wherein the first and second gate electrodes are both between the first source contact and the drain contact;a second source contact, the second source contact including a first portion electrically contacting the conductive channel, wherein the first portion of the second source contact is between the first gate electrode and the second gate electrode, wherein the first source contact is part of a first electrode and the second source contact is part of a second electrode, the first electrode including a portion which is between the first gate electrode and the second source contact, and the second electrode including a portion that is between the second gate electrode and the drain contact, the first gate electrode including a main gate portion and an extending portion, the extending portion extending from the main gate portion towards the drain contact, wherein a separation between the conductive channel and the extending portion of the first gate electrode is greater than a separation between the conductive channel and the portion of the first electrode which is between the first gate electrode and the second source contact; anda respective gate insulator layer between each of the first and second gate electrodes and the III-N structure. 2. The half bridge of claim 1, wherein the first gate electrode is part of a first III-N switch and the second gate electrode is part of a second III-N switch. 3. The half bridge of claim 2, further comprising: an additional contact between the first gate electrode and the drain contact; anda diode having an anode and a cathode; whereinthe anode is electrically connected to the first electrode or to the second electrode, and the cathode is electrically connected to the additional contact. 4. The half bridge of claim 2, wherein the second electrode is configured to operate as a drain of the first III-N switch. 5. The half bridge of claim 3, wherein the additional contact electrically contacts the conductive channel. 6. The half bridge of claim 5, wherein a reverse bias breakdown voltage of the diode is smaller than a breakdown voltage of the first III-N switch. 7. The half bridge of claim 6, wherein the reverse bias breakdown voltage of the diode is less than 0.5 times the breakdown voltage of the first III-N switch. 8. A half bridge comprising: a III-N structure including a conductive channel therein;a first gate electrode and a second gate electrode, the first and second gate electrodes being on the III-N structure;a first source contact and a drain contact, the first source contact and the drain contact electrically contacting the conductive channel, wherein the first and second gate electrodes are both between the first source contact and the drain contact;a second source contact, the second source contact including a first portion electrically contacting the conductive channel, wherein the first portion of the second source contact is between the first gate electrode and the second gate electrode; wherein the first source contact is part of a first electrode and the second source contact is part of a second electrode, the first electrode including a portion which is between the first gate electrode and the second source contact, and the second electrode including a portion that is between the second gate electrode and the drain contact; andan insulating material over the III-N structure, the insulating material including a first recess and a second recess, wherein the portion of the first electrode which is between the first gate electrode and the second source contact is in the first recess, and the portion of the second electrode which is between the second gate electrode and the drain contact is in the second recess. 9. The half bridge of claim 8, wherein the first gate electrode is part of a first III-N switch and the second gate electrode is part of a second III-N switch. 10. The half bridge of claim 9, wherein the second electrode is configured to operate as a drain of the first III-N switch. 11. A half bridge, comprising: a III-N structure including a conductive channel therein;a first source contact, a second source contact, and a drain contact, the second source contact being between the first source contact and the drain contact, wherein the first source contact, the second source contact, and the drain contact electrically contact the conductive channel;a first gate electrode positioned between the first and second source contacts;a second gate electrode positioned between the second source contact and the drain contact;an insulator layer over the III-N structure, wherein a first recess is formed through the insulator layer in a first gate region between the first source contact and the second source contact, the first recess comprising a first bottom surface, and the first gate electrode is at least partially in the first recess, anda second recess is formed through the insulator layer in a second gate region between the second source contact and the drain contact, the second recess comprising a second bottom surface, and the second gate electrode is at least partially in the second recess;an electrode defining layer having a thickness, the electrode defining layer being over the insulator layer, wherein a third recess comprising a third bottom surface is formed through a first portion of the electrode defining layer between the first source and the second source contacts, and a fourth recess comprising a fourth bottom surface is formed through a second portion of the electrode defining layer between the second source contact and the drain contact;a first field plate having a portion that is in the third recess, the first field plate being electrically connected to the first source contact; anda second field plate having a portion that is in the fourth recess, the second field plate being electrically connected to the second source contact. 12. The half bridge of claim 11, wherein the first bottom surface of the first recess has a first edge and a second edge, the first edge being between the first source contact and the second edge, and wherein the third bottom surface of the third recess has a third edge and a fourth edge, the third edge being between the first source contact and the fourth edge; wherein the third edge of the third bottom surface is between the second edge of the first bottom surface and the second source contact. 13. The half bridge of claim 11, wherein the third and fourth recesses each extend through the entire thickness of the electrode defining layer. 14. The half bridge of claim 13, wherein the first field plate contacts the insulator layer in the third recess and the second field plate contacts the insulator layer in the fourth recess. 15. The half bridge of claim 11, further comprising a gate insulator layer in the first recess between the first gate electrode and the III-N structure. 16. The half bridge of claim 15, wherein a portion of the gate insulator layer is over the insulator layer, and the first gate electrode extends over the portion of the gate insulator layer. 17. The half bridge of claim 11, further comprising: an additional contact between the first gate electrode and the drain contact; anda diode having an anode and a cathode; whereinthe anode is electrically connected to the first source contact or to the second source contact, and the cathode is electrically connected to the additional contact. 18. The half bridge of claim 17, wherein the additional contact electrically contacts the conductive channel. 19. The half bridge of claim 11, wherein the first or second recess extends into the III-N structure. 20. The half bridge of claim 11, wherein the first gate is part of a first III-N switch and the second gate is part of a second III-N switch. 21. The half bridge of claim 20, wherein the second source contact is configured to operate as a drain contact of the first III-N switch. 22. The half bridge of claim 21, wherein the second source contact is electrically connected to an inductive load.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (183)
Saxler, Adam William, Aluminum free group III-nitride based high electron mobility transistors.
Smith, Richard Peter, Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Flynn, Jeffrey S.; Brandes, George R., Doped group III-V nitride materials, and microelectronic devices and device precursor structures comprising same.
Iafrate Gerald J. (Toms River NJ) Poli Louis C. (Hazlet NJ) Aucoin Thomas (Ocean NJ) Heath Linda S. (W. Long Beach NJ), Dual channel high electron mobility field effect transistor.
Jelloian Linda (Northridge CA) Matloubian Mehran (Encino CA) Nguyen Loi D. (Thousand Oaks CA) Schmitz Adele (Newbury Park CA), Fabrication process for AlxIn1-xAs/GayIn1-yAs power HFET ohmic c.
Mizuta Masashi,JPX ; Kuzuhara Masaaki,JPX ; Nashimoto Yasunobu,JPX ; Asano Kazunori,JPX ; Miyoshi Yosuke,JPX ; Mochizuki Yasunori,JPX, Fet having non-overlapping field control electrode between gate and drain.
Johnson,Jerry W.; Therrien,Robert J.; Vescan,Andrei; Brown,Jeffrey D., Gallium nitride material devices including an electrode-defining layer and methods of forming the same.
Yu, Edward T.; Asbeck, Peter M.; Lau, Silvanus S.; Dang, Xiaozhong, Gallium nitride-based HFET and a method for fabricating a gallium nitride-based HFET.
Smith,Richard Peter; Sheppard,Scott T.; Saxler,Adam William; Wu,Yifeng, Group III nitride field effect transistors (FETS) capable of withstanding high temperature reverse bias test conditions.
Green, Bruce M.; Hartin, Olin L.; Klingbeil, Lawrence S.; Lan, Ellen Y.; Li, Hsin-Hua P.; Weitzel, Charles E., Method for forming a microwave field effect transistor with high operating voltage.
Chan Lap (Singapore SGX) Zhou Met S. (Singapore SGX), Method for forming residue free patterned conductor layers upon high step height integrated circuit substrates using ref.
Keller, Stacia; Mishra, Umesh Kumar; Fichtenbaum, Nicholas A., Method for heteroepitaxial growth of high-quality N-face GaN, InN, and AIN and their alloys by metal organic chemical vapor deposition.
Keller, Stacia; Mishra, Umesh K.; Fichtenbaum, Nicholas A., Method for heteroepitaxial growth of high-quality N-face gallium nitride, indium nitride, and aluminum nitride and their alloys by metal organic chemical vapor deposition.
Smith, Richard Peter, Methods of fabricating aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment.
Robinson,Kevin L.; Witkowski,Larry; Kao,Ming Yih, Multi-layer structure for use in the fabrication of integrated circuit devices and methods for fabrication of same.
Mishra, Umesh K.; Pei, Yi; Rajan, Siddharth; Wong, Man Hoi, N-face high electron mobility transistors with low buffer leakage and low parasitic resistance.
Saxler, Adam William; Smith, Richard Peter; Sheppard, Scott T., Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses.
Sheppard,Scott T.; Smith,Richard Peter; Ring,Zoltan, Nitride-based transistors with a protective layer and a low-damage recess and methods of fabrication thereof.
Yamada, Atsushi, Semiconductor device including gate electrode provided over active region in P-type nitride semiconductor layer and method of manufacturing the same, and power supply apparatus.
Ando, Yuji; Okamoto, Yasuhiro; Ota, Kazuki; Inoue, Takashi; Nakayama, Tatsuo; Miyamoto, Hironobu, Semiconductor device using a group III nitride-based semiconductor.
Ryu, Sei-Hyung, Silicon carbide MOSFETs with integrated antiparallel junction barrier Schottky free wheeling diodes and methods of fabricating the same.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.