Method of manufacturing a semiconductor device including through silicon plugs
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/00
H01L-021/768
H01L-033/64
H01L-021/683
H01L-023/48
H01L-033/48
H01L-033/62
H01L-033/00
H01L-021/3065
H01L-021/48
H01L-023/14
H01L-023/498
H01L-023/00
출원번호
US-0069474
(2016-03-14)
등록번호
US-10049931
(2018-08-14)
발명자
/ 주소
Yu, Chen-Hua
Chang, Hung-Pin
Lin, Yung-Chi
Yu, Chia-Lin
Hung, Jui-Pin
Hwang, Chien Ling
출원인 / 주소
Taiwan Semicondutor Manufacturing Company, Ltd.
대리인 / 주소
Haynes and Boone, LLP
인용정보
피인용 횟수 :
0인용 특허 :
38
초록▼
A method of making a semiconductor device is provided including forming a first opening and a second opening in a first surface of a substrate. A conductive material is formed in the first opening and in the second opening and over the first surface in the first region of the substrate between the o
A method of making a semiconductor device is provided including forming a first opening and a second opening in a first surface of a substrate. A conductive material is formed in the first opening and in the second opening and over the first surface in the first region of the substrate between the openings. A thickness of the substrate may be reduced from a second surface of the substrate, opposite the first surface, to a third surface opposite the first surface which exposes the conductive material in the first opening and the conductive material in the second opening. A light emitting diode (LED) device is connected to the third surface of the substrate.
대표청구항▼
1. A method of making a semiconductor device, the method comprising: forming a first opening, a second opening, and a third opening in a first surface of a substrate, wherein a first region of the substrate having the first surface interposes the first and second openings and a second region of the
1. A method of making a semiconductor device, the method comprising: forming a first opening, a second opening, and a third opening in a first surface of a substrate, wherein a first region of the substrate having the first surface interposes the first and second openings and a second region of the substrate interposes the second and third openings;forming a conductive material in the first opening and in the second opening and over the first surface in the first region of the substrate and forming the conductive material in the third opening while a photoresist feature is disposed on the second region;reducing a thickness of the substrate from a second surface of the substrate, opposite the first surface, to a third surface opposite the first surface which exposes the conductive material in the first opening, the conductive material in the second opening, and the conductive material in the third opening; andconnecting a light emitting diode (LED) device to a metal pad on the third surface of the substrate. 2. A method of making a semiconductor device, the method comprising: providing a substrate having a first surface and a second surface opposing the first surface;etching the first surface of a substrate to form a first opening and a second opening and a third opening;forming a first patterned photoresist layer over the first surface of the substrate, wherein a first feature of the first patterned photoresist layer is disposed on the first surface between a first opening and the third opening;forming a conductive material in the first opening, the second opening, and the third opening, wherein each of the first, second, and third openings having conductive material with a first end adjacent the first surface of the substrate and a second end opposing end, wherein the first end of the conductive material in the first opening is connected to the first end of the conductive material in the second opening by a portion of the conductive material that is disposed on the first surface of the substrate and wherein the first feature interposes the first end of the conductive material in the first opening and the first end of the conductive material in the third opening;removing the first feature to form a space over the first surface of the substrate;forming a first metal pad over the second surface of the substrate, wherein the first metal pad is electrically connected to the conductive material in the first opening and the conductive material in the second opening; andbonding a device to the first metal pad. 3. The method of claim 2, wherein etching the substrate to form the first opening and the second opening comprises forming the first opening as a circular shape and forming a second opening as a ring shape surrounding and concentric with the first opening. 4. The method of claim 2, wherein etching the substrate to form the first opening and the second opening comprises forming two adjacent double-sided comb shapes. 5. The method of claim 2, wherein etching the substrate to form the first opening and the second opening comprises forming two adjacent rectangular shape openings. 6. The method of claim 2, wherein the forming the first metal pad includes forming a seed layer directly on the second end of the conductive material in each of the first and second openings. 7. The method of claim 2, wherein the forming the conductive material in the third opening provides the conductive material in the third opening electrically isolated from the conductive material in the first and second openings. 8. The method of claim 2, further comprising: depositing a glue layer filling the space. 9. The method of claim 8, wherein the glue layer extends over the portion of the conductive material that is connects the first end of the conductive material in the first opening to the first end of the conductive material in the second opening. 10. The method of claim 2, further comprising: forming a second metal pad over the second surface of the substrate and electrically connected to the conductive material of the third opening. 11. The method of claim 10, further comprising: forming a wire extending from the device to the second metal pad. 12. The method of claim 10, the method further comprising forming a second photoresist feature interposing the first metal pad and the second metal pad; and removing the second photoresist feature before bonding the device to the first metal pad. 13. The method of claim 2, further comprising: forming an isolation layer and a barrier/seed layer along sidewalls of the first opening, the second opening, and the third opening prior to the forming the conductive material. 14. The method of claim 13, wherein the first feature is disposed over the isolation layer and the barrier/seed layer. 15. The method of claim 6, wherein the forming the first metal pad further includes forming the seed layer directly on the second end of the conductive material in the third opening. 16. The method of claim 15, wherein the forming the seed layer includes forming a contiguous seed layer extending over the second end of the conductive material in each of the first, second and third openings. 17. A method of making a semiconductor device, the method comprising: providing a substrate having a first surface and an opposing second surface;etching the first surface of a substrate to form a first opening, a second opening and a third opening, wherein the first opening interposes the second and third openings;forming a first photoresist feature over the first surface between a first opening and the third opening;forming a conductive material in the first opening, the second opening, and the third opening, wherein each of the first, second, and third openings having conductive material with a first end adjacent the first surface of the substrate and a second end opposing end, wherein the first end of the conductive material in the first opening is connected to the first end of the conductive material in the second opening by a portion of the conductive material that is disposed on the first surface of the substrate and wherein the first photoresist feature interposes the first end of the conductive material in the first opening and the first end of the conductive material in the third opening, the conductive material in the third opening being electrically isolated from the conductive material in the first opening;forming a first metal pad over the second surface of the substrate, wherein the first metal pad is electrically connected to the conductive material in the first opening and the conductive material in the second opening;forming a second metal pad over the second surface of the substrate; andbonding an light emitted diode device to the first metal pad. 18. The method of claim 17, wherein the forming the conductive material includes copper. 19. The method of claim 17, further comprising depositing a seed layer prior to the conductive material in the first, second, and third openings. 20. The method of claim 19, wherein the first photoresist feature is formed over the seed layer.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (38)
Chen,Chien Hua; Chen,Zhizhang; Meyer,Neal W., 3D interconnect with protruding contacts.
Alley, Randall G.; Deane, Philip A.; Koester, David A.; Schneider, Thomas Peter; von Windheim, Jesko, Electronic assemblies providing active side heat pumping.
Kano Gota,JPX ; Shimada Yasuhiro,JPX ; Hayashi Shinichiro,JPX ; Arita Koji ; Paz de Araujo Carlos A. ; Cuchiaro Joseph D. ; McMillan Larry D., Ferroelectric flat panel displays.
Chudzik, Michael Patrick; Dennard, Robert H.; Divakaruni, Rama; Furman, Bruce Kenneth; Jammy, Rajarao; Narayan, Chandrasekhar; Purushothaman, Sampath; Shepard, Jr., Joseph F.; Topol, Anna Wanda, High density chip carrier with integrated passive devices.
Siniaguine, Oleg, Integrated circuit structures with a conductor formed in a through hole in a semiconductor substrate and protruding from a surface of the substrate.
Savastiouk,Sergey; Halahan,Patrick B.; Kao,Sam, Integrated circuits and packaging substrates with cavities, and attachment methods including insertion of protruding contact pads into cavities.
Lee, Sung Jun; Hwang, Woong Lin; Choi, Sang Hyun; Lim, Chang Hyun; Park, Ho Joon; Choi, Seog Moon, LED package using Si substrate and fabricating method thereof.
Jackson, Timothy L.; Murphy, Tim E., Methods of fabrication of semiconductor dice having back side redistribution layer accessed using through-silicon vias and assemblies thereof.
Farnworth, Warren M.; Wood, Alan G.; Hiatt, William M.; Wark, James M.; Hembree, David R.; Kirby, Kyle K.; Benson, Pete A., Multi-dice chip scale semiconductor components and wafer level methods of fabrication.
Kim,Sarah E.; List,R. Scott; Kellar,Scot A., Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.