Methods of fabricating a semiconductor device having a via structure and an interconnection structure
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-021/768
H01L-023/522
H01L-023/532
출원번호
US-0837132
(2017-12-11)
등록번호
US-10062606
(2018-08-28)
우선권정보
KR-10-2014-0172284 (2014-12-03)
발명자
/ 주소
Siew, Yongkong
Park, Seongho
출원인 / 주소
Samsung Electronics Co., Ltd.
대리인 / 주소
Harness, Dickey & Pierce, P.L.C.
인용정보
피인용 횟수 :
0인용 특허 :
5
초록▼
Methods of fabricating a semiconductor device include forming a lower interlayer insulating layer and a conductive base structure, and forming a middle interlayer insulating layer covering the lower interlayer insulating layer and the conductive base structure. The methods include etching the middle
Methods of fabricating a semiconductor device include forming a lower interlayer insulating layer and a conductive base structure, and forming a middle interlayer insulating layer covering the lower interlayer insulating layer and the conductive base structure. The methods include etching the middle interlayer insulating layer to form a via hole and an interconnection trench vertically aligned with the via hole, and forming a via barrier layer on inner walls of the via hole and an interconnection barrier layer on inner walls and a bottom of the interconnection trench, the via barrier layer not being formed on an upper surface of the conductive base structure The methods include forming a via plug on the via barrier layer to fill the via hole, forming a seed layer on the interconnection trench and the via plug, forming an interconnection electrode on the seed layer, and forming an interconnection capping layer on the interconnection electrode.
대표청구항▼
1. A semiconductor device, comprising: a lower interlayer insulating layer surrounding sidewalls of a conductive base structure;a middle interlayer insulating layer on the lower interlayer insulating layer;a via structure extending through the middle interlayer insulating layer and connected with th
1. A semiconductor device, comprising: a lower interlayer insulating layer surrounding sidewalls of a conductive base structure;a middle interlayer insulating layer on the lower interlayer insulating layer;a via structure extending through the middle interlayer insulating layer and connected with the conductive base structure; andan interconnection structure in the middle interlayer insulating layer, the interconnection structure being aligned with the via structure,the via structure including, a via barrier layer on inner walls of a via hole, the via barrier layer not being formed on an upper surface of the conductive base structure, andthe via hole extending through the middle interlayer insulating layer to expose the upper surface of the conductive base structure, anda via plug on the via barrier layer to fill the via hole,the interconnection structure including, an interconnection barrier layer on inner walls and a bottom of an interconnection trench, the interconnection trench being aligned with the via hole, andan interconnection electrode on the interconnection barrier layer to fill the interconnection trench, andthe via barrier layer being materially in continuity with the interconnection barrier layer. 2. The semiconductor device of claim 1, further comprising: a seed layer between the interconnection barrier layer and the interconnection electrode,the seed layer extending onto an upper surface of the via plug. 3. The semiconductor device of claim 2, further comprising: a liner layer between the seed layer and the interconnection barrier layer,the liner layer extending onto the upper surface of the via plug. 4. The semiconductor device of claim 1, wherein the interconnection structure further comprises an interconnection capping layer on an upper surface of the interconnection electrode. 5. The semiconductor device of claim 1, wherein a bottom of the via plug and the upper surface of the conductive base structure are in contact with each other. 6. A semiconductor device, comprising: a lower stopper layer and an interlayer insulating layer on a base structure;a via structure extending through both the interlayer insulating layer and the lower stopper layer to be connected with the base structure; andan interconnection structure in the interlayer insulating layer, the interconnection structure being aligned with the via structure,the via structure including, a via plug filling a via hole, the via hole extending through the interlayer insulating layer to expose an upper surface of the base structure, andthe interconnection structure including, an interconnection barrier layer on inner walls and a bottom of an interconnection trench, the interconnection trench being aligned with the via hole,a liner layer on the upper surfaces of the interconnection barrier layer and the via plug,a seed layer on the liner layer, andan interconnection electrode on the seed layer to fill the interconnection trench. 7. The semiconductor device of the claim 6, wherein the interconnection barrier layer extends between the upper surface of the via plug and the liner layer. 8. The semiconductor device of claim 6, wherein the liner layer is in direct contact with the upper surface of the via plug. 9. The semiconductor device of claim 6, wherein the via structure further comprises a via barrier layer surrounding sidewalls of the via plug, andthe via barrier layer is not formed on the upper surface of the base structure. 10. The semiconductor device of claim 6, wherein the upper surface of the via plug is lower than the bottom of the interconnection trench. 11. The semiconductor device of claim 6, wherein the interconnection structure further comprises an interconnection capping layer on an upper surface of the interconnection electrode, andthe interconnection capping layer protrudes from the upper surface of the interlayer insulating layer. 12. The semiconductor device of claim 6, wherein the base structure comprises: a base electrode, anda base barrier layer surrounding the base electrode. 13. The semiconductor device of claim 6, wherein the liner layer comprises at least one selected from Co and Ru. 14. The semiconductor device of claim 6, wherein the via plug comprises at least one selected from Co and Ru. 15. The semiconductor device of claim 6, wherein the via barrier layer and the interconnection barrier layer are single layers or multi-layers, andthe via barrier layer and the interconnection barrier layer include at least one selected from TaN, TiN, and Mn.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (5)
Miyoshi, Hidenori, Barrier layer, film forming method, and processing system.
Yeom, Seung Jin; Kim, Jae Hong; Kang, Sung Goon; Han, Won Kyu, Method for forming copper line having self-assembled monolayer for ULSI semiconductor devices.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.