Extracting features from a NoC for machine learning construction
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H04L-012/721
H04L-012/933
H04L-012/761
H04L-012/773
H04L-012/751
출원번호
US-0403723
(2017-01-11)
등록번호
US-10084725
(2018-09-25)
발명자
/ 주소
Raponi, Pier Giorgio
Rao, Nishant
Kumar, Sailesh
출원인 / 주소
NETSPEED SYSTEMS, INC.
대리인 / 주소
Procopio, Cory, Hargreaves & Savitch LLP
인용정보
피인용 횟수 :
0인용 특허 :
94
초록▼
The present disclosure is directed to extracting features from a NoC for machine learning construction. Example implementations include a method for generating a Network on Chip (NoC), wherein the method can extract at least one feature from a NoC specification to derive at least one of: grid featur
The present disclosure is directed to extracting features from a NoC for machine learning construction. Example implementations include a method for generating a Network on Chip (NoC), wherein the method can extract at least one feature from a NoC specification to derive at least one of: grid features, traffic features and topological features associated with the NoC. The method can perform a process on the at least one of the grid features, the traffic features and the topological features associated with the NoC to determine at least one of an evaluation of at least one mapping strategy selected from a plurality of mapping strategies of the NoC based on a quality metric, and the selection of the at least one mapping strategy is based on the quality metric. The method can further perform generate the NoC based on the process.
대표청구항▼
1. A method for generating a Network on Chip (NoC), comprising: extracting at least one feature from a NoC specification to derive at least one of: grid features, traffic features, and topological features associated with the NoC;performing a process on the at least one of the grid features, the tra
1. A method for generating a Network on Chip (NoC), comprising: extracting at least one feature from a NoC specification to derive at least one of: grid features, traffic features, and topological features associated with the NoC;performing a process on the at least one of the grid features, the traffic features, and the topological features associated with the NoC to determine at least one of: an evaluation of at least one mapping strategy selected from a plurality of mapping strategies of the NoC based on a quality metric, and the selection of the at least one mapping strategy is based on the quality metric; andgenerating the NoC based on the process;wherein the process is a machine learning process generated through a machine learning method trained for a plurality of NoC generation strategies for the quality metric based on an application of the grid features, the traffic features, and the topological features of the NoC. 2. The method according to claim 1, wherein extracting the at least one feature from the NoC specification to derive the grid features, the traffic features and the topological features comprises: determining blockages associated with one or more links and one or more nodes of the NoC;removing locations of the one or more nodes without one or more bridges or blockages associated with the one or more links based on the blockages and bridge positions of the NoC;determining a bounding area for the NoC based on the removal of the locations;projecting the bounding area onto a grid; anddetermining the bridge positions and availability of the one or more links from the grid. 3. The method according to claim 1, wherein extracting the at least one feature from the NoC specification to derive the topological features comprises: determining a list of links available per pair of nodes of the NoC. 4. The method according to claim 1, wherein extracting the at least one feature from the NoC specification to derive the traffic features comprises: determining a representation for an each interface of the NoC based on a determination of an interface type from a plurality of interface types for the each interface;determining, based on at least one traffic flow of the NoC, a type of each bridge based on an even or an odd hop position of the each bridge within the at least one traffic flow. 5. The method according to claim 1, wherein extracting the at least one feature from the NoC specification to derive the traffic features comprises: determining one or more transmission rate and/or one or more receiving rates of each node of the NoC;determining a number of single beat and multi-beat interfaces per node; anddetermining a number of even bridges and odd bridges for each node of the NoC. 6. The method according to claim 1, wherein the quality metric is based on at least one of: a link cost or a flop cost or a latency cost or a bandwidth cost. 7. A system for generating a Network on Chip (NoC), comprising: a processor, configured to:extract at least one feature from a NoC specification to derive at least one of: grid features, traffic features and topological features associated with the NoC;perform a process on the at least one of the grid features, the traffic features and the topological features associated with the NoC to determine at least one of: an evaluation of at least one mapping strategy selected from a plurality of mapping strategies of the NoC based on a quality metric, and the selection of the at least one mapping strategy is based on the quality metric; andgenerate the NoC based on the process;wherein the process is a machine learning process generated through a machine learning method trained for a plurality of NoC generation strategies for a quality metric based on an application of the grid features, the traffic features and the topological features of the NoC. 8. The system according to claim 7, wherein the processor, to derive the grid features, the traffic features and the topological features is further configured to: determine blockages associated with one or more links and one or more nodes of the NoC;remove locations of the one or more nodes without one or more bridges or blockages associated with the one or more links based on the blockages and bridge positions of the NoC;determine a bounding area for the NoC based on the removal of the locations;project the bounding area onto a grid; anddetermine the bridge positions and availability of the one or more links from the grid. 9. The system according to claim 7, wherein the processor is further configured to determine a list of links available per pair of nodes of the NoC. 10. The system according to claim 7, wherein the processor is further configured to: determine a representation for an each interface of the NoC based on a determination of an interface type from a plurality of interface types for the each interface;determine, based on at least one traffic flow of the NoC, a type of each bridge based on an even or an odd hop position of the each bridge within the at least one traffic flow. 11. The system according to claim 7, wherein the processor is further configured to: determine one or more transmission rate and/or one or more receiving rates of each node of the NoC;determine a number of single beat and multi-beat interfaces per node; anddetermine a number of even bridges and odd bridges for each node of the NoC. 12. The system according to claim 7, wherein the quality metric is based on at least one of: a link cost or a flop cost or a latency cost or a bandwidth cost. 13. A non-transitory computer readable storage medium storing instructions for executing a process, the instructions comprising: extracting at least one feature from a NoC specification to derive at least one of: grid features, traffic features and topological features associated with the NoC;performing a process on the at least one of the grid features, the traffic features and the topological features associated with the NoC to determine at least one of: an evaluation of at least one mapping strategy selected from a plurality of mapping strategies of the NoC based on a quality metric, and the selection of the at least one mapping strategy is based on the quality metric; andgenerating the NoC based on the process;wherein the process is a machine learning process generated through a machine learning method trained for a plurality of NoC generation strategies for the quality metric based on an application of the grid features, the traffic features and the topological features of the NoC. 14. The non-transitory computer readable storage medium according to claim 13, wherein the instructions for extracting the at least one feature from the NoC specification to derive the grid features, the traffic features and the topological features comprises: determining blockages associated with one or more links and one or more nodes of the NoC;removing locations of the one or more nodes without one or more bridges or blockages associated with the one or more links based on the blockages and bridge positions of the NoC;determining a bounding area for the NoC based on the removal of the locations;projecting the bounding area onto a grid; anddetermining the bridge positions and availability of the one or more links from the grid. 15. The non-transitory computer readable storage medium according to claim 13, wherein the instructions for extracting the at least one feature from the NoC specification to derive the topological features comprises: determining a list of links available per pair of nodes of the NoC. 16. The non-transitory computer readable storage medium according to claim 13, wherein the instructions for extracting the at least one feature from the NoC specification to derive the traffic features comprises: determining a representation for an each interface of the NoC based on a determination of an interface type from a plurality of interface types for the each interface;determining, based on at least one traffic flow of the NoC, a type of each bridge based on an even or an odd hop position of the each bridge within the at least one traffic flow. 17. The non-transitory computer readable storage medium according to claim 13, wherein the instructions for extracting the at least one feature from the NoC specification to derive the traffic features comprises: determining one or more transmission rate and/or one or more receiving rates of each node of the NoC;determining a number of single beat and multi-beat interfaces per node; anddetermining a number of even bridges and odd bridges for each node of the NoC. 18. The non-transitory computer readable storage medium according to claim 13, wherein the quality metric is based on at least one of: a link cost or a flop cost or a latency cost or a bandwidth cost. 19. The non-transitory computer readable storage medium according to claim 13, wherein the instructions for extracting the at least one feature from the NoC specification to derive the grid features comprises: extracting, from the NoC specification, physical characteristics of the NoC.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (94)
Or-Bach, Zvi; Wurman, Ze'ev, 3D integrated circuit with logic.
Hahn Jong Seok,KRX ; Sim Won Sae,KRX ; Hahn Woo Jong,KRX ; Yoon Suk Han,KRX, Adaptive routing controller of a crossbar core module used in a crossbar routing switch.
Dapp Michael C. (Endwell NY) Barker Thomas N. (Vestal NY) Dieffenderfer James W. (Owego NY) Knowles Billy J. (Kingston NY) Lesmeister Donald M. (Vestal NY) Nier Richard E. (Apalachin NY) Rolfe David , Advanced parallel processor including advanced support hardware.
Miller,Ian D.; Harris,Jonathan C., Auto generation of a multi-staged processing pipeline hardware implementation for designs captured in high level languages.
Agrawal Rakesh ; Gehrke Johannes Ernst ; Gunopulos Dimitrios ; Raghavan Prabhakar, Automatic subspace clustering of high dimensional data for data mining applications.
Thubert, Pascal; Le Faucheur, Francois Laurent; Levy-Abegnoli, Eric M., Forwarding packets to a directed acyclic graph destination using link selection based on received link metrics.
Flaig Charles M. (Pasadena CA) Seitz Charles L. (San Luis Rey CA), Inter-computer message routing system with each computer having separate routinng automata for each dimension of the net.
Fuhrmann Amir Michael ; Rakib Selim Shlomo ; Azenkot Yehuda, Lower overhead method for data transmission using ATM and SCDMA over hybrid fiber coax cable plant.
Hilgendorf Rolf B. (Boeblingen DEX) Schlipf Thomas (Holzgerlingen DEX), Method and apparatus for avoiding deadlock in a computer system with two or more protocol-controlled buses interconnecte.
Okhmatovski, Vladimir; Yuan, Mengtao; Phelps, Rodney, Method and apparatus for broadband electromagnetic modeling of three-dimensional interconnects embedded in multilayered substrates.
Williams, Jr., John J.; Dejanovic, Thomas; Michelson, Jonathan E., Method and apparatus for using barrier phases to limit packet disorder in a packet switching system.
James David V. ; North Donald N. ; Stone Glen D., Method and system for avoiding starvation and deadlocks in a split-response interconnect of a computer system.
Levin Vladimir K.,RUX ; Karatanov Vjacheslav V.,RUX ; Jalin Valerii V.,RUX ; Titov Alexandr,RUX ; Agejev Vjacheslav M.,RUX ; Patrikeev Andrei,RUX ; Jablonsky Sergei V.,RUX ; Korneev Victor V.,RUX ; M, Method for deadlock-free message passing in MIMD systems using routers and buffers.
Kalmanek, Jr., Charles Robert; Lauck, Anthony G; Ramakrishnan, Kadangode K., Method for determining non-broadcast multiple access (NBMA) connectivity for routers having multiple local NBMA interfaces.
Bruce,Alistair Crone; Mathewson,Bruce James; Harris,Antony John, Method of arbitrating between a plurality of transfers to be routed over a corresponding plurality of paths provided by an interconnect circuit of a data processing apparatus.
Kodialam, Muralidharan S.; Lakshman, Tirnuell V.; Sengupta, Sudipta, Multicast routing with service-level guarantees between ingress egress-points in a packet network.
Hoover, Russell D.; Kriegel, Jon K.; Mejdrich, Eric O.; Shearer, Robert A., Network on chip with a low latency, high bandwidth application messaging interconnect.
Mejdrich, Eric O.; Schardt, Paul E.; Shearer, Robert A.; Tubbs, Matthew R., Performance event triggering through direct interthread communication on a network on chip.
Koza John R. ; Andre David ; Tackett Walter Alden, Simultaneous evolution of the architecture of a multi-part program while solving a problem using architecture altering operations.
Pleshek, Ronald A.; Webb, III, Charles A.; Cheney, Keith E.; Hilton, Gregory S.; Abkowitz, Patricia A.; Thakkar, Arun K.; Thaker, Himanshu M., Superset packet forwarding for overlapping filters and related systems and methods.
Prasad,Roy V.; Horng,Chi Song; Ramanujam,Ram S., System and method for reducing patterning variability in integrated circuit manufacturing through mask layout corrections.
Birrittella Mark S. (Chippewa Falls WI) Kessler Richard E. (Eau Claire WI) Oberlin Steven M. (Chippewa Falls WI) Passint Randal S. (Chippewa Falls WI) Thorson Greg (Altoona WI), System for allocating messages between virtual channels to avoid deadlock and to optimize the amount of message traffic.
Jayasimha, Doddaballapur N.; Chan, Jeremy; Tomlinson, Jay S., Use of common data format to facilitate link width conversion in a router with flexible link widths.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.