Circuit boards and electronic packages with embedded tamper-respondent sensor
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H05K-001/02
G01D-005/16
H05K-001/18
H05K-003/30
H05K-003/32
출원번호
US-0941908
(2015-11-16)
등록번호
US-10168185
(2019-01-01)
발명자
/ 주소
Brodsky, William L.
Dragone, Silvio
Krabbenhoft, Roger S.
Long, David C.
Oggioni, Stefano S.
Peets, Michael T.
Santiago-Fernandez, William
출원인 / 주소
INTERNATIONAL BUSINESS MACHINES CORPORATION
대리인 / 주소
Poltavets, Esq., Tihon
인용정보
피인용 횟수 :
0인용 특허 :
125
초록▼
Methods of fabricating electronic circuits and electronic packages are provided. The electronic circuit includes a multilayer circuit board, and a tamper-respondent sensor embedded within the circuit board. The tamper-respondent sensor defines, at least in part, a secure volume associated with the m
Methods of fabricating electronic circuits and electronic packages are provided. The electronic circuit includes a multilayer circuit board, and a tamper-respondent sensor embedded within the circuit board. The tamper-respondent sensor defines, at least in part, a secure volume associated with the multilayer circuit board. In certain implementations, the tamper-respondent sensor includes multiple tamper-respondent layers embedded within the circuit board including, for instance, one or more tamper-respondent frames and one or more tamper-respondent mat layers, with the tamper-respondent frame(s) being disposed, at least in part, above the tamper-respondent mat layer(s), which together define the secure volume where extending into the multilayer circuit board. In certain embodiments, one or more of the tamper-respondent layers are divided into multiple, separate tamper-respondent circuit zones, with the tamper-respondent layers, including the circuit zones, being electrically connected to monitor circuitry within the secure volume.
대표청구항▼
1. A method of fabricating an electronic circuit comprising: providing a multilayer circuit board;providing an enclosure mounted to the multilayer circuit board within a groove in the multilayer circuit board; andproviding a tamper-respondent sensor embedded within the multilayer circuit board, the
1. A method of fabricating an electronic circuit comprising: providing a multilayer circuit board;providing an enclosure mounted to the multilayer circuit board within a groove in the multilayer circuit board; andproviding a tamper-respondent sensor embedded within the multilayer circuit board, the tamper-respondent sensor defining, at least in part, a secure volume associated with the multilayer circuit board, and comprising: multiple tamper-respondent layers within the multilayer circuit board, the multiple tamper-respondent layers being spaced apart, parallel layers within the multilayer circuit board that facilitate defining the secure volume, at least in part, within the multilayer circuit board, and the multiple tamper-respondent layers comprising: at least one tamper-respondent picture frame-type layer encircling the secure volume within the multilayer circuit board, a tamper-respondent picture frame-type layer of the at least one tamper-respondent picture frame-type layer comprising one or more conductive trace lines extending horizontally around the tamper-respondent picture frame-type layer within the multilayer circuit board and encircling the secure volume within the multilayer circuit board, wherein the one or more conductive trace lines of the tamper-respondent picture frame-type layer encircling the secure volume within the multilayer circuit board are encircled or intersected by the groove in the multilayer circuit board; andat least one tamper-respondent mat layer forming a base of the secure volume within the multilayer circuit board, the at least one tamper-respondent picture frame-type layer being disposed over the at least one tamper-respondent mat layer. 2. The method of claim 1, wherein at least one tamper-respondent layer of the multiple tamper-respondent layers comprises multiple, separate tamper-respondent circuit zones, and wherein the multiple tamper-respondent layers, including the multiple, separate tamper-respondent circuit zones of the at least one tamper-respondent layer, are electrically connected to monitor circuitry within the secure volume associated with the multilayer circuit board. 3. The method of claim 1, wherein at least two tamper-respondent layers of the multiple tamper-respondent layers each comprise multiple, separate tamper-respondent circuit zones, and wherein at least two tamper-respondent circuit zones within different tamper-respondent layers of the at least two tamper-respondent layers are electrically connected to a common monitor circuit within the secure volume associated with the multilayer circuit board. 4. The method of claim 3, wherein the at least one tamper-respondent picture frame-type layer of the multiple tamper-respondent layers defines, at least in part, a side portion of the secure volume within the multilayer circuit board. 5. The method of claim 1, wherein the multilayer circuit board comprises an external signal layer embedded within the multilayer circuit board, the external signal layer electrically connecting to at least one electronic component within the secure volume, and residing, at least in part, over a tamper-respondent mat layer of the at least one tamper-respondent mat layer. 6. The method of claim 1, wherein the multiple tamper-respondent layers within the multilayer circuit board comprise at least two tamper-respondent picture frame-type layers, the at least two tamper-respondent picture frame-type layers defining, at least in part, a periphery of the secure volume where extending into the multilayer circuit board. 7. The method of claim 1, wherein the at least one tamper-respondent picture frame-type layer embedded within the multilayer circuit board defines a periphery of the secure volume within the multilayer circuit board. 8. The method of claim 1, wherein the tamper-respondent mat layer of the at least one tamper-respondent mat layer extends from below the secure volume outward past the groove in the multilayer circuit board.
Verrier Philippe (Le Port Marly FRX) Poulenard Roger (Le Peco FRX), Arrangement for protecting an electronic card and its use for protecting a terminal for reading magnetic and/or micropro.
Angelopoulos, Marie; Graham, Teresita O.; Purushothaman, Sampath; Weingart, Steve H., Data protection by detection of intrusion into electronic assemblies.
Kleijne Theodoor A. (Dreumel NLX) de Bruin Johannes A. J. (Montfoort NLX) Goossens Jan B. (De Bilt NLX), Data security device for protecting stored data.
Wolf Gerhard D. (Dormagen DEX) Sirinyan Kirkor (Bergisch Gladbach DEX) von Gizycki Ulrich (Leverkusen DEX) Merten Rudolf (Leverkusen DEX), Flexible circuits.
Shirakami, Takashi; Yamazaki, Naoya; Iino, Kazuhiro; Tada, Yoshiaki; Ueda, Satoshi, Heat transfer mechanism, heat dissipation system, and communication apparatus.
Bumler Heinz (Mnchen DEX) Hoffmann Richard (Gaimersheim DEX) Schirmer Klaus (Ingolstadt DEX) Zeides Otto (Ingolstadt DEX), Housing for installation in motor vehicles.
Dellmo, Russell Wayne; Petkus, Eric Edmond; Yancy, Bruce Wayne, Modular cryptographic device providing multi-mode wireless LAN operation features and related methods.
Perreault,Paul G; Clark,Douglas A; Heitmann,Kjell A, System and method for installing a tamper barrier wrap in a PCB assembly, including a PCB assembly having improved heat sinking.
Mori Ryoichi (24-12 ; Hakusan 1-chome Bunkyo-ku ; Tokyo JPX), Tamper resistant module having logical elements arranged in multiple layers on the outer surface of a substrate to prote.
Comerford Liam D. (Carmel NY) Ledermann Peter G. (Pleasantville NY) Levy Lawrence I. (Yorktown Heights NY) White Steve R. (New York NY), Tamper resistant packaging for information protection in electronic circuitry.
Brodsky, William L.; Busby, James A.; Cohen, Edward N.; Dragone, Silvio; Fisher, Michael J.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Tamper-respondent assemblies with enclosure-to-board protection.
Brodsky, William L.; Busby, James A.; Cohen, Edward N.; Dragone, Silvio; Fisher, Michael J.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Tamper-respondent assemblies with enclosure-to-board protection.
Farquhar, Donald S.; Feger, Claudius; Markovich, Voya; Papathomas, Konstantinos I.; Poliks, Mark D.; Shaw, Jane M.; Szeparowycz, George; Weingart, Steve H., Tamper-responding encapsulated enclosure having flexible protective mesh structure.
Farquhar, Donald S.; Feger, Claudius; Markovich, Voya; Papathomas, Konstantinos I.; Poliks, Mark D.; Shaw, Jane M.; Szeparowycz, George; Weingart, Steve H., Tamper-responding encapsulated enclosure having flexible protective mesh structure.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.