Method for remapping a packaged extracted die
원문보기
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/00
H01L-023/10
H01L-023/26
출원번호
US-0792351
(2017-10-24)
등록번호
US-10177054
(2019-01-08)
발명자
/ 주소
Spory, Erick Merle
출원인 / 주소
Global Circuit Innovations, Inc.
대리인 / 주소
Lavan, Thomas J.
인용정보
피인용 횟수 :
0인용 특허 :
29
초록▼
A method for remapping an extracted die is provided. The method includes one or more of removing an extracted die from a previous integrated circuit package, the extracted die including a plurality of original bond pads having locations that do not correspond to desired pin assignments of a new pack
A method for remapping an extracted die is provided. The method includes one or more of removing an extracted die from a previous integrated circuit package, the extracted die including a plurality of original bond pads having locations that do not correspond to desired pin assignments of a new package base and bonding an interposer to the extracted die. The interposer includes first bond pads configured to receive new bond wires from the plurality of original bond pads and second bond pads corresponding to desired pin assignments of the new package base, each individually electrically coupled to one of the first bond pads and configured to receive new bond wires from package leads or downbonds of the new package base.
대표청구항▼
1. A method for remapping an extracted die, comprising: removing an extracted die from a previous integrated circuit package, the extracted die comprising a plurality of original bond pads having locations that do not correspond to desired pin assignments of a new package base; andbonding an interpo
1. A method for remapping an extracted die, comprising: removing an extracted die from a previous integrated circuit package, the extracted die comprising a plurality of original bond pads having locations that do not correspond to desired pin assignments of a new package base; andbonding an interposer to the extracted die, the interposer comprising: first bond pads configured to receive new bond wires from the plurality of original bond pads; andsecond bond pads corresponding to desired pin assignments of the new package base, each individually electrically coupled to one of the first bond pads and configured to receive new bond wires from package leads or downbonds of the new package base. 2. The method of claim 1, wherein original bond pad locations that do not correspond to desired pin assignments of the new package base comprises original bond pad locations for new bond wires that cross other new bond wires if the extracted die is bonded to the new package base without the interposer. 3. The method of claim 1, wherein pin assignments of the previous integrated circuit package is different than pin assignments of the new package base. 4. A method for creating a packaged integrated circuit, comprising: removing an extracted die comprising original bond pads from a previous packaged integrated circuit;removing one or more original bond wires from the extracted die;bonding the extracted die to an interposer comprising first bond pads electrically coupled to second bond pads;bonding the interposer to a new package base comprising package leads;providing new bond wires between original bond pads and first bond pads;providing new bond wires between second bond pads and package leads or downbonds; andsealing a package lid to the new package base. 5. The method of claim 4, wherein the extracted die is bonded to the interposer and the interposer is bonded to the new package base with a die attach adhesive. 6. The method of claim 4, wherein the interposer translates bond pad positions on the extracted die into second bond pad positions corresponding to pin assignments on the new package base. 7. The method of claim 6, wherein the interposer allows new bond wires to avoid crossing each other. 8. The method of claim 4, wherein providing new bond wires between the extracted die and the interposer comprises providing at least one new bond wire between an original ball bond of the extracted die and a first bond pad. 9. The method of claim 8, wherein the original ball bond was on an original bond pad within the previous packaged integrated circuit. 10. The method of claim 4, further comprising: after removing the one or more original bond wires: removing one or more original ball bonds from the extracted die; andremoving one or more of residues and oxides on the one or more original bond pads. 11. The method of claim 10, wherein in response to removing one or more of residues and oxides, the method comprising: reconditioning one or more bond pads on the extracted die. 12. The method of claim 11, wherein reconditioning one or more bond pads on the extracted die comprises: applying Nickel, Palladium, and Gold layers to the one or more original bond pads. 13. A method for assembling a new packaged integrated circuit, comprising: removing an extracted die from a previous packaged integrated circuit;bonding an interposer comprising first bond pads electrically coupled to second bond pads to the extracted die;securing the extracted die bonded to the interposer within a cavity of a new package base;providing new bond wires between the extracted die and first bond pads and between second bond pads and package leads or downbonds of the new package base; andsealing a package lid to the new package base. 14. The method of claim 13, wherein second bond pad locations allow new bond wires to not cross other new bond wires between the second bond pads and package leads or downbonds of the new package base. 15. The method of claim 13, the extracted die comprising: original bond pads; andone or more original ball bonds on the original bond pads, wherein one or more original bond wires are removed from the one or more original ball bonds prior to bonding the extracted die to the interposer. 16. The method of claim 15, wherein providing new bond wires between the extracted die and first bond pads comprises providing new bond wires between the one or more original ball bonds and the first bond pads. 17. The method of claim 15, wherein after removing the original bond wires from the extracted die, the method further comprising: removing the one or more original ball bonds from the original bond pads; andremoving one or more of residues and oxides from original bond pads that previously had original ball bonds, the bond pads having removed one or more of residues and oxides being conditioned original bond pads. 18. The method of claim 17, wherein after removing one or more of residues and oxides, the method further comprising: reconditioning at least one conditioned original bond pad,wherein reconditioning at least one original bond pad comprises applying a Nickel layer over the conditioned original bond pads, a Palladium layer over the Nickel layer, and a Gold layer covering the Palladium layer, wherein the reconditioned bond pads are ready to accept new bond wires and new ball bonds. 19. The method of claim 18, wherein providing new bond wires between the extracted die and first bond pads comprises providing new bond wires between the reconditioned bond pads and the first bond pads. 20. The method of claim 13, wherein the new packaged integrated circuit is a hermetic packaged integrated circuit comprising: a new hermetic package base;a hermetic package lid;and at least one of: a low-halide die attach adhesive;an inert noble gas; anda moisture getter.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (29)
Bergeron Richard J. (Essex Junction VT) LaMothe Thomas J. (Georgia VT) Suarez Joseph E. (Burlington VT) Thompson John A. (Monkton Ridge VT), Additive structure and method for testing semiconductor wire bond dies.
Groover Richard L. (Santa Clara CA) Shu William K. (Sunnyvale CA) Lee Sang S. (Sunnyvale CA) Fujimoto George (Santa Clara CA), Electrically and thermally enhanced package using a separate silicon substrate.
Rigg, Sidney B.; Watkins, Charles M.; Kirby, Kyle K.; Benson, Peter A.; Akram, Salman, Microelectronics devices, having vias, and packaged microelectronic devices having vias.
Philip Young ; Douglas Young ; Scott McDaniel ; Gary Bivins ; William S. Ditto ; Huong Kim Lam, Process to remove semiconductor chips from a plastic package.
Wakefield Elwyn Paul Michael,GBX ; Walker Christopher Paul Hulme,GBX, Semiconductor chip packaging having printed circuitry or printed circuit registration feature.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.