Devices and methods for interconnecting server nodes
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-015/173
G06F-003/06
H04L-012/933
출원번호
US-0852812
(2015-09-14)
등록번호
US-10248315
(2019-04-02)
발명자
/ 주소
Mayhew, David E.
Hummel, Mark D.
Osborn, Michael J.
출원인 / 주소
ADVANCED MICRO DEVICES, INC.
대리인 / 주소
Park, Vaughan, Fleming & Dowler LLP
인용정보
피인용 횟수 :
0인용 특허 :
20
초록▼
Described are aggregation devices and methods for interconnecting server nodes. The aggregation device can include an input region, an output region, and a memory switch. The input region includes a plurality of input ports. The memory switch has a shared through silicon via (TSV) memory coupled to
Described are aggregation devices and methods for interconnecting server nodes. The aggregation device can include an input region, an output region, and a memory switch. The input region includes a plurality of input ports. The memory switch has a shared through silicon via (TSV) memory coupled to the input ports for temporarily storing data received at the input ports from a plurality of source devices. The output region includes a plurality of output ports coupled to the TSV memory. The output ports provide the data to a plurality of destination devices. A memory allocation system coordinates a transfer of the data from the source devices to the TSV memory. The output ports receive and process the data from the TSV memory independently of a communication from the input ports.
대표청구항▼
1. An aggregation device, comprising: a plurality of input ports;a plurality of output ports;a memory coupled between the input ports and the output ports, the memory comprising a number of locations that are allocatable during transfers of data for temporarily storing data received from source devi
1. An aggregation device, comprising: a plurality of input ports;a plurality of output ports;a memory coupled between the input ports and the output ports, the memory comprising a number of locations that are allocatable during transfers of data for temporarily storing data received from source devices via the input ports and destined for destination devices via the output ports;a memory allocator, the memory allocator coordinating transfers of data from the input ports to the memory and from the memory to the output ports, the transfers of data from the input ports to the memory being independent of the transfers of data from the memory to the output ports; anda separate memory output queue associated with each output port, each memory output queue storing records identifying units of data in the memory that are to be transferred to an associated output port, each record including an indication of a location of a respective unit of data in the memory. 2. The aggregation device of claim 1, wherein, when the memory allocator transfers a given unit of data from an input port to the memory, the memory allocator: generates a given record based on information associated with the given unit of data;stores the given record in a memory output queue associated with an output port to which the given unit of data is to be transferred from the memory; andstores the given unit of data in the memory. 3. The aggregation device of claim 2, wherein, when the memory allocator transfers the given unit of data from the memory to an output port, the memory allocator: reads the given record for the given unit of data from the corresponding memory output queue;acquires the given unit of data from the memory based on the indication of the location of the given unit of data in the memory from the given record; andtransfers the given unit of data to the corresponding output port. 4. The aggregation device of claim 2, wherein the given unit of data is stored in the memory and the record for the given unit of data is separately stored in the memory output queue. 5. The aggregation device of claim 1, wherein the record for each unit of data comprises state data for maintaining legacy protocol transparency. 6. The aggregation device of claim 1, wherein the memory allocator comprises a buffer descriptor manager, the buffer descriptor manager allocating buffers in the memory for storing data transferred to the memory from the input ports. 7. The aggregation device of claim 6, wherein the buffer descriptor manager performs wear leveling when allocating buffers. 8. The aggregation device of claim 1, further comprising: a write controller, the write controller receiving data at the input ports and transferring the data to the memory; anda read controller, the read controller acquiring data from the memory and transferring the data to the output ports. 9. The aggregation device of claim 1, wherein the memory comprises a plurality of memory partitions, each memory partition associated with at least some of the input ports and at least some of the output ports. 10. The aggregation device of claim 1, wherein the memory is a through-silicon via (TSV) memory. 11. The aggregation device of claim 10, wherein the TSV memory comprises a stack of two or more memory dies. 12. A server aggregation system comprising: one or more controllers; anda memory switch coupled to the one or more controllers, the memory switch comprising: a plurality of input ports;a plurality of output ports;a memory coupled between the input ports and the output ports, the memory comprising a number of locations that are allocatable during transfers of data for temporarily storing data received from source devices via the input ports and destined for destination devices via the output ports;a memory allocator, the memory allocator coordinating transfers of data from the input ports to the memory and from the memory to the output ports, the transfers of data from the input ports to the memory being independent of the transfers of data from the memory to the output ports; anda separate memory output queue associated with each output port, each memory output queue storing records identifying units of data in the memory that are to be transferred to an associated output port, each record including an indication of a location of a respective unit of data in the memory. 13. The server aggregation system of claim 12, wherein, when the memory allocator transfers a given unit of data from an input port to the memory, the memory allocator: generates a given record based on information associated with the given unit of data;stores the given record in a memory output queue associated with an output port to which the given unit of data is to be transferred from the memory; andstores the given unit of data in the memory. 14. The server aggregation system of claim 13, wherein, when the memory allocator transfers the given unit of data from the memory to an output port, the memory allocator: reads the given record for the given unit of data from the corresponding memory output queue;acquires the given unit of data from the memory based on the indication of the location of the given unit of data in the memory from the given record; andtransfers the given unit of data to the corresponding output port. 15. The server aggregation system of claim 12, wherein the record for each unit of data comprises state data for maintaining legacy protocol transparency. 16. The server aggregation system of claim 12, wherein the memory allocator comprises a buffer descriptor manager, the buffer descriptor manager allocating buffers in the memory for storing data transferred to the memory from the input ports, wherein the buffer descriptor manager performs wear leveling when allocating buffers. 17. The server aggregation system of claim 12, wherein the memory comprises a plurality of memory partitions, each memory partition associated with at least some of the input ports and at least some of the output ports. 18. The server aggregation system of claim 12, wherein the memory is a through-silicon via (TSV) memory.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (20)
Hagerman, Douglas L., Apparatus and method for implementing spoofing-and replay-attack-resistant virtual zones on storage area networks.
Patrick Michael W. ; Picker Dennis J. ; Perreault John A., Apparatus, method, system and system method for distributed routing in a multipoint communication system.
Miller, John A.; Svenkeson, Penny L.; Tucker, Brett W.; Erickson, Philip J.; Wilson, Peter C., Communications between partitioned host processors and management processor.
Kloeppner, John R.; Stover, Jeremy D.; Gates, Dennis E.; Stuhlsatz, Jason M.; Stubbs, Robert E.; El-Batal, Mohamad, Configurable storage array controller.
Eugene O'Neill IE; Una Quinlan IE; Anne G. O'Connell IE, Credit-based scheme for high performance communication between devices in a packet-based communication system.
Chen,Monsong; Mukherjee,Bodhi; Chen,Alex; Pappu,Aparna, Hardware independent hierarchical cluster of heterogeneous media servers using a hierarchical command beat protocol to synchronize distributed parallel computing systems and employing a virtual dynamic network topology for distributed parallel computing system.
Heddes Marco (Kilchberg CHX) Luijten Ronald (Oberrieden CHX), High speed buffer management of share memory using linked lists and plural buffer managers for processing multiple reque.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.