Durable bond pad structure for electrical connection to extreme environment microelectronic integrated circuits
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
H01L-023/48
H01L-023/52
H01L-027/00
H01L-023/00
H01L-023/522
H01L-023/532
출원번호
US-0880139
(2018-01-25)
등록번호
US-10256202
(2019-04-09)
발명자
/ 주소
Spry, David J.
Lukco, Dorothy
Neudeck, Philip G.
Chang, Carl W.
Chen, Liangyu
Meredith, Roger D.
Moses, Kelley M.
Blaha, Charles A.
Gonzalez, Jose M.
Beheim, Glenn M.
Laster, Kimala L.
출원인 / 주소
The United States of America as Represented by the Administrator of National Aeronautics and Space Administration
대리인 / 주소
Earp, III, Robert H.
인용정보
피인용 횟수 :
0인용 특허 :
15
초록
A durable bond pad structure is described that facilitates highly durable electrical connections to semiconductor microelectronics chips (e.g., silicon carbide (SiC) chips) to enable prolonged operation over very extreme temperature ranges.
대표청구항▼
1. An apparatus comprising: a bond pad metal stack having an interface in direct physical, mechanical, and, conductive electrical contact with a surface of a conductive region of a semiconductor, wherein the conductive region of a semiconductor possesses a single doping polarity,a first insulating d
1. An apparatus comprising: a bond pad metal stack having an interface in direct physical, mechanical, and, conductive electrical contact with a surface of a conductive region of a semiconductor, wherein the conductive region of a semiconductor possesses a single doping polarity,a first insulating dielectric layer comprising a patterned via, wherein the patterned via extends through only the first insulating dielectric layer, wherein the first insulating dielectric layer is in contact with an outside lateral interface of the bond pad metal stack and also in direct contact with the surface of the conductive region of the semiconductor, andat least one electrically conductive metal layer that is not in physical contact with the bond pad metal stack, but is in electrical and physical contact through the patterned via with the conductive region of the semiconductor,wherein an electrical signal path flows through the bond pad metal stack, the conductive region of the semiconductor, and through the at least one electrically conductive metal layer that carries electrical signals to/from semiconductor devices and circuits residing elsewhere on the semiconductor. 2. The apparatus of claim 1, further comprising a second upper insulating dielectric layer that overcoats the apparatus, except that a top surface of the bond pad metal stack is devoid of the second upper insulating dielectric layer. 3. The apparatus of claim 1, wherein the first insulating dielectric layer and the second upper insulating dielectric layer comprise different materials. 4. The apparatus of claim 1, wherein the conductive region is below the first insulating dielectric layer. 5. The apparatus of claim 4, wherein the conductive region is a microscopically flat/smooth, mechanically hard, and conductive region of a silicon carbide (SiC) single-crystal semiconductor. 6. The apparatus of claim 1, wherein the conductive region is a conductive SiC layer. 7. The apparatus of claim 1, wherein the bond pad metal stack comprises an iridium interfacial stack (“IrIS”) comprising a TaSi2 layer, a lower platinum layer, an iridium layer, and an upper platinum layer. 8. The apparatus of claim 7, wherein a top gold layer is added above the IrIS. 9. The apparatus of claim 7, wherein the TaSi2 layer has a depth of about 400 nm and all other layers of the IrIS have a depth of about 200 nm. 10. The apparatus of claim 1, wherein the at least one electrically conductive metal layer comprises a high temperature refractory metal or metal alloy. 11. The apparatus of claim 10, wherein the at least one electrically conductive metal layer comprises titanium. 12. An apparatus comprising: a bond pad metal stack having a bottom interface in direct physical, mechanical, and, conductive electrical contact with a surface of a conductive region of a silicon carbide (SiC) single-crystal semiconductor, wherein the conductive region of the SiC single-crystal semiconductor possesses a single doping polarity,a first insulating dielectric layer comprising a patterned via, wherein the patterned via extends through only the first insulating dielectric layer, wherein the first insulating dielectric layer is in contact with an outside lateral interface of the bond pad metal stack and also in direct contact with the surface of the conductive region of the SiC single-crystal semiconductor,a second upper insulating dielectric layer that overcoats the apparatus, except that a top surface of the bond pad metal stack is devoid of the second upper insulating dielectric layer, andat least one electrically conductive metal layer that is not in physical contact with the bond pad metal stack, but is in electrical and physical contact through the patterned via with the conductive region of the SiC single-crystal semiconductor,wherein an electrical signal path flows through the bond pad metal stack, the conductive region of the SiC single-crystal semiconductor, and through the at least one metal layer that carries electrical signals to/from semiconductor devices and circuits residing elsewhere on the SiC single-crystal semiconductor. 13. The apparatus of claim 12, wherein the first insulating dielectric layer and the second upper insulating dielectric layer comprise different materials. 14. The apparatus of claim 12, wherein the bond pad metal stack comprises an iridium interfacial stack (“IrIS”) comprising a TaSi2 layer, a lower platinum layer, an iridium layer, and an upper platinum layer. 15. The apparatus of claim 14, wherein a top gold layer is added above the IrIS. 16. The apparatus of claim 14, wherein the TaSi2 layer has a depth of about 400 nm and all other layers of the IrIS have a depth of about 200 nm. 17. The apparatus of claim 12, wherein the at least one electrically conductive metal layer comprises a high temperature refractory metal or metal alloy.
연구과제 타임라인
LOADING...
LOADING...
LOADING...
LOADING...
LOADING...
이 특허에 인용된 특허 (15)
Parsons James D. ; Kwak B. Leo, Adhesion and/or encapsulation of silicon carbide-based semiconductor devices on ceramic substrates.
Chen, Ying-Ju; Chen, Hsien-Wei, Semiconductor component having a second passivation layer having a first opening exposing a bond pad and a plurality of second openings exposing a top surface of an underlying first passivation layer.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.