Tamper-proof electronic packages formed with stressed glass
IPC분류정보
국가/구분
United States(US) Patent
등록
국제특허분류(IPC7판)
G06F-021/00
H05K-001/02
H05K-001/18
H05K-005/02
G06F-021/87
출원번호
US-0831534
(2017-12-05)
등록번호
US-10257924
(2019-04-09)
발명자
/ 주소
Busby, James A.
Dragone, Silvio
Fisher, Michael J.
Gaynes, Michael A.
Long, David C.
Rodbell, Kenneth P.
Santiago-Fernandez, William
Weiss, Thomas
출원인 / 주소
INTERNATIONAL BUSINESS MACHINES CORPORATION
대리인 / 주소
Poltavets, Esq., Tihon
인용정보
피인용 횟수 :
0인용 특허 :
139
초록▼
Tamper-proof electronic packages and fabrication methods are provided which include a glass enclosure enclosing, at least in part, at least one electronic component within a secure volume, and a tamper-respondent detector. The glass enclosure includes stressed glass with a compressively-stressed sur
Tamper-proof electronic packages and fabrication methods are provided which include a glass enclosure enclosing, at least in part, at least one electronic component within a secure volume, and a tamper-respondent detector. The glass enclosure includes stressed glass with a compressively-stressed surface layer, and the tamper-respondent detector monitors, at least in part, the stressed glass to facilitate defining the secure volume. The stressed glass fragments with an attempted intrusion event through the stressed glass, and the tamper-respondent detector detects the fragmenting of the stressed glass. In certain embodiments, the stressed glass may be a machined glass enclosure that has undergone ion-exchange processing, and the compressively-stressed surface layer of the stressed glass may be compressively-stressed to ensure that the stressed glass fragments into glass particles of fragmentation size less than 1000 μm with the intrusion event.
대표청구항▼
1. A tamper-proof electronic package comprising: a glass enclosure enclosing, at least in part, at least one electronic component within a secure volume, the glass enclosure being a multi-sided glass enclosure comprising stressed glass with a compressively-stressed surface layer, the multi-sided gla
1. A tamper-proof electronic package comprising: a glass enclosure enclosing, at least in part, at least one electronic component within a secure volume, the glass enclosure being a multi-sided glass enclosure comprising stressed glass with a compressively-stressed surface layer, the multi-sided glass enclosure including a first glass enclosure side and a second glass enclosure side, the second glass enclosure side extending away from the first glass enclosure side, and the first glass enclosure side and the second glass enclosure side each defining a respective side of the secure volume; anda tamper-respondent detector monitoring, at least in part, the stressed glass to facilitate defining the secure volume, the stressed glass fragmenting with an attempted intrusion event through the stressed glass, and the tamper-respondent detector detecting the fragmenting of the stressed glass, the tamper-respondent detector monitoring structural integrity of the stressed glass via a sensor disposed on an inner surface of the stressed glass within the secure volume, the sensor fragmenting with fragmentation of the stressed glass to facilitate detection of the attempted intrusion event and erasure of confidential information stored within the secure volume. 2. The tamper-proof electronic package of claim 1, wherein the glass enclosure comprises a machined or molded glass enclosure that has undergone ion-exchange processing to provide the stressed glass with the compressively-stressed surface layer. 3. The tamper-proof electronic package of claim 1, wherein the compressively-stressed surface layer of the stressed glass is compressively-stressed to ensure that the stressed glass fragments into glass particles of fragmentation size less than 1000 μm with the intrusion event. 4. The tamper-proof electronic package of claim 1, wherein the stressed glass of the glass enclosure comprises a coating on the stressed glass providing opaqueness to the stressed glass. 5. The tamper-proof electronic package of claim 1, wherein the stressed glass of the glass enclosure is etched to provide opaqueness to the stressed glass. 6. The tamper-proof electronic package of claim 1, wherein the stressed glass of the glass enclosure is a monolithic glass element enclosing, at least in part, the at least one electronic component within the secure volume. 7. The tamper-proof electronic package of claim 6, wherein the monolithic glass element is the multi-sided glass structure which defines multiple sides of the secure volume. 8. The tamper-proof electronic package of claim 1, wherein the glass enclosure comprises a plurality of stressed glass elements adhesively bonded together to form the multi-sided glass enclosure, each stressed glass element comprising a respective compressively-stressed surface layer, and the plurality of stressed glass elements defining multiple sides of the secure volume. 9. The tamper-proof electronic package of claim 1, wherein the sensor comprises at least one conductor attached to or coating the inner surface of the stressed glass within the secure volume, the at least one conductor fragmenting with fragmentation of the stressed glass. 10. The tamper-proof electronic package of claim 1, wherein the sensor monitors a capacitance of the stressed glass in monitoring structural integrity of the stressed glass. 11. The tamper-proof electronic package of claim 1, wherein the sensor monitors optical reflectance of the stressed glass in monitoring structural integrity of the stressed glass. 12. The tamper-proof electronic package of claim 1, wherein the glass enclosure is an upper glass enclosure, and wherein the tamper-proof electronic package further comprises a base glass enclosure, the upper glass enclosure and the base glass enclosure being adhesively secured together to define the secure volume accommodating the at least one electronic component, and wherein the base glass enclosure also comprises stressed glass with a compressively-stressed surface layer. 13. A tamper-proof electronic package comprising: a circuit board;a glass enclosure mounted to the circuit board, and enclosing, at least in part, at least one electronic component within a secure volume, the glass enclosure being a multi-sided glass enclosure comprising stressed glass with a compressively-stressed surface layer, the multi-sided glass enclosure including a first glass enclosure side and a second glass enclosure side, the second glass enclosure side extending away from the first glass enclosure side, and the first glass enclosure side and the second glass enclosure side each defining a respective side of the secure volume;a tamper-respondent detector monitoring, at least in part, the stressed glass to facilitate defining the secure volume, the stressed glass fragmenting with an attempted intrusion event through the stressed glass, and the tamper-respondent detector detecting the fragmenting of the stressed glass, the tamper-respondent detector monitoring structural integrity of the stressed glass via a sensor on an inner surface of the stressed glass within the secure volume, the sensor fragmenting with fragmentation of the stressed glass to facilitate detection of the attempted intrusion event and erasure of confidential information stored within the secure volume; andan embedded tamper-respondent sensor within the circuit board, the embedded tamper-respondent sensor further facilitating defining, at least in part, the secure volume. 14. The tamper-proof electronic package of claim 13, wherein the glass enclosure comprises a machined or molded glass enclosure that has undergone ion-exchange processing to provide the stressed glass with the compressively-stressed surface layer, and wherein the compressively-stressed surface layer of the stressed glass is compressively-stressed to ensure that the stressed glass fragments into glass particles of fragmentation size less than 1000 μm with the intrusion event. 15. The tamper-proof electronic package of claim 13, wherein the stressed glass of the glass enclosure is a monolithic glass element enclosing, at least in part, the at least one electronic component within the secure volume, the monolithic glass element being a multi-sided glass structure defining multiple sides of the secure volume. 16. The tamper-proof electronic package of claim 13, wherein the glass enclosure comprises a plurality of stressed glass elements adhesively bonded together to form the multi-sided glass enclosure, each stressed glass element comprising a respective compressively-stressed surface layer, and the plurality of stressed glass elements defining multiple sides of the secure volume. 17. A fabrication method comprising: fabricating a tamper-proof electronic package, the fabricating comprising: providing a glass enclosure enclosing, at least in part, at least one electronic component within a secure volume, the glass enclosure being a multi-sided glass enclosure comprising stressed glass with a compressively-stressed surface layer, the multi-sided glass enclosure including a first glass enclosure side and a second glass enclosure side, the second glass enclosure side extending away from the first glass enclosure side, and the first glass enclosure side and the second glass enclosure side each defining a respective side of the secure volume; andproviding a tamper-respondent detector monitoring, at least in part, the stressed glass to facilitate defining the secure volume, the stressed glass fragmenting with an attempted intrusion event through the stressed glass, and the tamper-respondent detector detecting the fragmenting of the stressed glass, the tamper-respondent detector monitoring structural integrity of the stressed glass via a sensor an inner surface of the stressed glass within the secure volume, the sensor fragmenting with fragmentation of the stressed glass to facilitate detection of the attempted intrusion event and erasure of confidential information stored within the secure volume. 18. The fabrication method of claim 17, wherein providing the glass enclosure comprises providing the stressed glass with the compressively-stressed surface layer by machining or molding a glass substrate to a desired configuration, and then ion-exchange processing the glass substrate. 19. The fabrication method of claim 18, wherein the compressively-stressed surface layer of the stressed glass is compressively-stressed to ensure that the stressed glass fragments into glass particles of fragmentation size less than 1000 μm with the intrusion event.
Verrier Philippe (Le Port Marly FRX) Poulenard Roger (Le Peco FRX), Arrangement for protecting an electronic card and its use for protecting a terminal for reading magnetic and/or micropro.
Angelopoulos, Marie; Graham, Teresita O.; Purushothaman, Sampath; Weingart, Steve H., Data protection by detection of intrusion into electronic assemblies.
Kleijne Theodoor A. (Dreumel NLX) de Bruin Johannes A. J. (Montfoort NLX) Goossens Jan B. (De Bilt NLX), Data security device for protecting stored data.
Brodsky, William L.; Dangler, John R.; Dreiss, Zachary T.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Enclosure with inner tamper-respondent sensor(s).
Brodsky, William L.; Dangler, John R.; Dreiss, Zachary T.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Enclosure with inner tamper-respondent sensor(s).
Fisher, Michael J.; Long, David C.; Peets, Michael T.; Weiss, Thomas, Enclosure with inner tamper-respondent sensor(s) and physical security element(s).
Shirakami, Takashi; Yamazaki, Naoya; Iino, Kazuhiro; Tada, Yoshiaki; Ueda, Satoshi, Heat transfer mechanism, heat dissipation system, and communication apparatus.
Bumler Heinz (Mnchen DEX) Hoffmann Richard (Gaimersheim DEX) Schirmer Klaus (Ingolstadt DEX) Zeides Otto (Ingolstadt DEX), Housing for installation in motor vehicles.
Campbell, Levi A.; Chu, Richard C.; Ellsworth, Jr., Michael J.; Iyengar, Madhusudan K.; Simons, Robert E., Interleaved, immersion-cooling apparatuses and methods for cooling electronic subsystems.
Dellmo, Russell Wayne; Petkus, Eric Edmond; Yancy, Bruce Wayne, Modular cryptographic device providing multi-mode wireless LAN operation features and related methods.
Perreault,Paul G; Clark,Douglas A; Heitmann,Kjell A, System and method for installing a tamper barrier wrap in a PCB assembly, including a PCB assembly having improved heat sinking.
Mori Ryoichi (24-12 ; Hakusan 1-chome Bunkyo-ku ; Tokyo JPX), Tamper resistant module having logical elements arranged in multiple layers on the outer surface of a substrate to prote.
Comerford Liam D. (Carmel NY) Ledermann Peter G. (Pleasantville NY) Levy Lawrence I. (Yorktown Heights NY) White Steve R. (New York NY), Tamper resistant packaging for information protection in electronic circuitry.
Busby, James A.; Dragone, Silvio; Fisher, Michael J.; Gaynes, Michael A.; Long, David C.; Rodbell, Kenneth P.; Santiago-Fernandez, William; Weiss, Thomas, Tamper-proof electronic packages formed with stressed glass.
Brodsky, William L.; Busby, James A.; Cohen, Edward N.; Dragone, Silvio; Fisher, Michael J.; Long, David C.; Peets, Michael T.; Santiago-Fernandez, William; Weiss, Thomas, Tamper-respondent assemblies with enclosure-to-board protection.
Farquhar, Donald S.; Feger, Claudius; Markovich, Voya; Papathomas, Konstantinos I.; Poliks, Mark D.; Shaw, Jane M.; Szeparowycz, George; Weingart, Steve H., Tamper-responding encapsulated enclosure having flexible protective mesh structure.
Farquhar, Donald S.; Feger, Claudius; Markovich, Voya; Papathomas, Konstantinos I.; Poliks, Mark D.; Shaw, Jane M.; Szeparowycz, George; Weingart, Steve H., Tamper-responding encapsulated enclosure having flexible protective mesh structure.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.