최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기정보처리학회논문지. The KIPS transactions. Part A. Part A, v.12A no.3 = no.93, 2005년, pp.263 - 272
조영일 (한림대학교 정보통신공학부) , 고영웅 (한림대학교 정보통신공학부)
The addressing mode for data is performed by the software in yon Neumann-concept(SISD) computer a priori without hardware design of an address counter for operands. Therefore, in the addressing mode for the vector the corresponding variables as much as the number of the elements should be specified ...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
R.M. Russell, 'The CRAY-I Computer System,' Cray Research Inc. 1986
F. Boeri and M. Auguin, 'OPSlLA : A Vector and Parallel Processor,' IEEE Trans. on Comput., Vol. 42, No.1, Jan., 1993. pp.76-82
K.L.Chung, W.M.Yan, 'Fast Vectorization for Calculating a Moving Sum,' IEEE Trans. on Comput., Vol.44, Nov., 1995
J.Backus, 'Can Programming Be Liberated from the von Neumann Style? A Functional Style and Its Algebra of Programs,' CVCM 21, 8, 1978. pp.613-641
Yuan Lin, Nadav Baron, Hyunseok Lee, Scott Mahlke, and Trevor Mudge,'A Programmable Vector Coprocessor Architecture for Wireless Applications', Proc. 3rd Workshop on Application Specific Processors, Sep., 2004
C. Kozyrakis, J. Gebis, D. Martin, et aI., 'VIRAM: A Media-oriented V ector Processor with Embedded DRAM,' In the Conference Record of the Hot Chips XII Symposium, Palo Alto, CA, August, 2000
C. Kozyrakis. 'A Media-enhanced Vector Architecture for Embedded Memory Systems,' Technical Report CSD99-1059, Computer Science Division, University of California at Berkeley, 1999
C. Kozyrakis. Scalable Vector Media-processors for Embedded Systems. PhD thesis, University of California at Berkeley, 2002
G. Sohi. 'High-bandwidth Interleaved Memories for Vector Processors - A Simulation Study,' IEEE Transactions on Computers, 42(1):34{45, January, 1993
J.E. Smith and W.R. Taylor. 'Characterizing Memory Performance in Vector Multi-processors,' In the Proceedings of the IntI. Conference on Supercomputing, pages 35-44, Minneapolis, MN, July, 1992
K. Asanovic. Vector Microprocessors. PhD thesis, Computer Science Division, University of California at Berkeley, 1998
R. Espasa and M. Valero. 'Decoupled V ector Architecture,' In the Proceedings of the 2nd IntI. Symposium on High-Performance Computer Architecture, San Jose, CA, February, 1996
D.H.Bailey, 'Vector Computer Memory Bank Contention,' IEEE Trans. on Comput., vol. c-36, No.3, Mar., 1987. pp.293-297
A.L.Decegama, The Technology of Parallel Processing, Parallel Processing Architectures and VLSI Hardware vol. 1, Prentice-Hall Int.Editions 1989. pp.71-77, 166-177
Y.i.CHO, 'A Design of the Dedicated Functional Unit for Reductive Operation in Pipeline Processing,' Proceedings of PARALLEL PROCESSING SYSTEM, Vol. 9, No.3, September, 1998
Y.i.CHO, H.R.Kweon, 'On Design for Elimination of the Merging Delay Time in the Multiple Vector Reduction(Inner Product),' THE TRANS. OF THE KOREA INFORMATION PROCESSING SOCIETY, Vol. 7, No. 12, Dec., 2000
F. Ayres, Jr, 'Theory and Problems of Matrices,' Si(metric) edition, SCHAUM'S OUTLINE SERIES, 1974. McGraw-Hill
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
출판사/학술단체 등이 한시적으로 특별한 프로모션 또는 일정기간 경과 후 접근을 허용하여, 출판사/학술단체 등의 사이트에서 이용 가능한 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.