초록

본 논문에서는 PHS 어플리케이션에서 새로운 Coarse Toning 기법을 사용한 빠른 스위칭의 CMOS 주파수 합성기를 기술하였다. 제안한 Coarse Tuning 방법은 Phase Noise와 Lock-Time을 최적화하기 위해 LC-VCO의 적절한 Tuning Capacitances를 선택하는 것이다. 이를 바탕으로 측정된 Lock-Time은 약 $20{\mu}s$ 이고, Phase Noise는 600kHz의 offset에서 -121dBc/Hz이다. 칩은 $0.25{\mu}m$ CMOS 공정으로 제작하였고, 면적은 $0.7mm{\times}2.1mm$ 이다. 소비전력은 2.7V 공급 전압 하에서 54mW 이다.

Abstract

This paper presents a fast switching CMOS frequency synthesizer with a new coarse tuning scheme for PHS applications. The proposed coarse tuning method selects the optimal tuning capacitances of the LC-VCO to optimize the phase noise and the lock-time. The measured lock-time is about $20{\mu}s$ and the phase noise is -121dBc/Hz at 600kHz offset. This chip is fabricated with $0.25{\mu}m$ CMOS technology, and the die area is $0.7mm{\times}2.1mm$. The power consumption is 54mW at 2.7V supply voltage.

주제어

#Coarse Tuning   #Frequency Synthesizer   #Phase Noise   #Lock time   #Weighted Capacitance  

저자의 다른 논문

참고문헌 (6)

1. Mike Keaveney, Patrick Walsh, Mike Tuthill, Colin Lyden, Bill Hunt, 'A 10us Fast Switching PLL Synthesizer for a GSM/EDGE Base-Station,' 2004 IEEE International Solid-State Circuits Conference, pp. 192-193, Feb. 2004 
2. Hyungki Huh, Yido Koo, Kang-Yoon Lee, Yeonkyeong Ok, Sungho Lee, Daehyun Kwon, Jeongwoo Lee, Joonbae Park, Kyeongho Lee, Deong-Kyoon Jeong, Wonchan Kim, 'A CMOS Dual-Band Fractional-N Synthesizer with Reference Doubler and Compensated Charge Pump,' 2004 IEEE International Solid-State Circuits Conference, pp. 100-101, Feb. 2004 
3. Hisayasu Sato, Kenichi Kashiwagi, Kazuhito Niwano, Tetsuya Iga, Tatsuhiko Ikeda, Koichiro Mashiko, Tadashi Sumi, and Koji Tsuchihashi, ' A 1.9-GHz Single Chip IF Transceiver for Digital Cordless Phones,' IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1974-1980, December 1996 
4. Yido Koo, Hyungki Huh, Yongsik Cho, Jeongwoo Lee, Joonbae Park, Kyeongho Lee, Deog-Kyoon Jeong, and Wonchan Kim, 'A fully integrated CMOS Frequency Synthesizer with charge-averaging charge pump and dual-path loop filter for PCS and Cellular-CDMA wireless systems,' IEEE J. Solid-State Circuits, vol. 37, no. 5, pp. 536-542, May 2002 
5. J. Craninckx and M. Steyaert, 'A fully integrated CMOS DCS-1800 frequency synthesizer,' IEEE J. Solid-State Circuits, vol. 33, no. 12, pp. 2054 - 2065, Dec. 1998 
6. Mohamed A. I. Mostafa, Chee K. Quck, Abdellatif El Moznine, William Roberts, Matt Romney, David Walker, Dave Stegmeir, Kien Tran, Nathaniel King, Shayan Farahvash, and Robert Koupal, 'A 1.9GHz SiGe BiCMOS PHS Transceiver with an Integrated PA and a Fast Settling PLL,' 2005 IEEE Radio Frequency Integrated Circuits Symposium, pp. 277-280, June 2005 

이 논문을 인용한 문헌 (0)

1. 이 논문을 인용한 문헌 없음