$\require{mediawiki-texvc}$

연합인증

연합인증 가입 기관의 연구자들은 소속기관의 인증정보(ID와 암호)를 이용해 다른 대학, 연구기관, 서비스 공급자의 다양한 온라인 자원과 연구 데이터를 이용할 수 있습니다.

이는 여행자가 자국에서 발행 받은 여권으로 세계 각국을 자유롭게 여행할 수 있는 것과 같습니다.

연합인증으로 이용이 가능한 서비스는 NTIS, DataON, Edison, Kafe, Webinar 등이 있습니다.

한번의 인증절차만으로 연합인증 가입 서비스에 추가 로그인 없이 이용이 가능합니다.

다만, 연합인증을 위해서는 최초 1회만 인증 절차가 필요합니다. (회원이 아닐 경우 회원 가입이 필요합니다.)

연합인증 절차는 다음과 같습니다.

최초이용시에는
ScienceON에 로그인 → 연합인증 서비스 접속 → 로그인 (본인 확인 또는 회원가입) → 서비스 이용

그 이후에는
ScienceON 로그인 → 연합인증 서비스 접속 → 서비스 이용

연합인증을 활용하시면 KISTI가 제공하는 다양한 서비스를 편리하게 이용하실 수 있습니다.

Small-Signal Analysis of a Differential Two-Stage Folded-Cascode CMOS Op Amp 원문보기

Journal of semiconductor technology and science, v.14 no.6, 2014년, pp.768 - 776  

Yu, Sang Dae (School of Electronics Engineering, Kyungpook National University)

Abstract AI-Helper 아이콘AI-Helper

Using a simplified high-frequency small-signal equivalent circuit model for BSIM3 MOSFET, the fully differential two-stage folded-cascode CMOS operational amplifier is analyzed to obtain its small-signal voltage transfer function. As a result, the expressions for dc gain, five zero frequencies, five...

주제어

AI 본문요약
AI-Helper 아이콘 AI-Helper

* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.

제안 방법

  • Using a high-frequency small-signal equivalent circuit with the complex transconductance, the fully differential two-stage folded-cascode CMOS operational amplifier was analyzed to obtain its small signal transfer function. As a result, the expressions for dc gain, five zero frequencies, five pole frequencies, unity-gain frequency, and phase margin were derived for op amp design using design equations. From comparing with Spice analysis, the good agreement between the transfer function model and simulation result has been observed for two op amps operating in either moderate or strong inversion.
  • But in spite of the fact that the differential two-stage folded-cascode CMOS op amp is used in various analog circuits, its small signal design equations have not yet been derived analytically. In this paper, the transfer function of such an op amp will be analyzed to obtain its small-signal design equations. Then the analysis result will be verified through the comparison with Spice simulations of both a designed high speed CMOS op amp with a unity-gain frequency of 576 MHz and a designed very low power CMOS op amp with a quiescent power dissipation of 2.
본문요약 정보가 도움이 되었나요?

참고문헌 (19)

  1. R. Castro-Lopez, O. Guerra, E. Roca, and F. V. Fernandez, "An integrated layout-synthesis approach for analog ICs," IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst., vol. 27, pp. 1179-1189, July 2008. 

  2. H. Ishii, K. Tanabe, and T. Iida, "A 1.0 V 40 mW 10 b 100 MS/s Pipeline ADC in 90 nm CMOS," Proc. of the IEEE Custom Integrated Circuits Conference, pp. 395-398, Sep. 2005. 

  3. J. Shen and P. R. Kinget, "A 0.5-V 8-bit 10-MS/s Pipelined ADC in 90-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, pp. 787-795, April 2008. 

  4. S. Xiao, J. Silva, U.-K. Moon, and G. Temes, "A tunable duty-cycle-controlled switched-RMOSFET-C CMOS filter for low-voltage and highlinearity applications," Proceedings of 2004 IEEE International Symposium on Circuits and Systems, pp. I-433-I-436, May 2004. 

  5. Y. Tsividis and C. McAndrew, Operation and Modeling of the MOS Transistor. Oxford University Press, 2011. 

  6. W. Liu, MOSFET Models for SPICE Simulation, Including BSIM3v3 and BSIM4. John Wiley & Sons, 2001. 

  7. G. G. E. Gielen and R. A. Rutenbar, "Computeraided design of analog and mixed-signal integrated circuits," Proceedings of The IEEE, vol. 88, pp. 1825-1852, Dec. 2000. 

  8. G. G. E. Gielen, "CAD tools for embedded analogue circuits in mixed-signal integrated systems on chip," IEE Proc. Comput. Digit. Tech., vol. 152, pp. 317-332, May 2005. 

  9. M. M. Hershenson, S. P. Boyd, and T. H. Lee, "Optimal design of a CMOS op amp via geometric programming," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 1-21, Jan. 2001. 

  10. P. Mandal and V. Visvanathan, "CMOS op-amp sizing using a geometric programming formulation," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 20, pp. 22-38, Jan. 2001. 

  11. S. D. Yu, "Design of CMOS op amps using adaptive modeling of transistor parameters," Journal of Semiconductor Technology and Science, vol. 12, pp. 75-87, March 2012. 

  12. A. K. Singh, K. Ragab, M. Lok, C. Caramanis, and M. Orshansky, "Predictable equation-based analog optimization based on explicit capture of modeling error statistics," IEEE Trans. Computer-Aided Design of Integr. Circuits and Syst., vol. 31, pp. 1485-1498, Oct. 2012. 

  13. X. Li, P. Gopalakrishnan, Y. Xu, and L. T. Pileggi, "Robust analog/RF circuit design with projectionbased performance modeling," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 26, pp. 2-15, Jan. 2007. 

  14. W. Daems, G. Gielen, and W. Sansen, "Simulationbased generation of posynomial performance models for the sizing of analog integrated circuits," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 22, pp. 517-534, May 2003. 

  15. A. S. Sedra and K. C. Smith, Microelectronic Circuits. Oxford University Press, 2011. 

  16. S. M. Mallya and J. H. Nevin, "Design procedures for a fully differential folded-cascode CMOS operational amplifier," IEEE J. Solid-State Circuits, vol. 24, pp. 1737-1740, Dec. 1989. 

  17. P. E. Gray and C. L. Searle, Electronic Principles. John Wiley & Sons, 1969. 

  18. B. Y. Kamath, R. G. Meyer, and P. R. Gray, "Relationship between frequency response and settling time of operational amplifiers," IEEE J. Solid-State Circuits, vol. 9, pp. 347-352, Dec. 1974. 

  19. R. J. Duffin, E. L. Peterson, and C. Zener, Geometric Programming-Theory and Application. New York: Wiley, 1967. 

저자의 다른 논문 :

관련 콘텐츠

섹션별 컨텐츠 바로가기

AI-Helper ※ AI-Helper는 오픈소스 모델을 사용합니다.

AI-Helper 아이콘
AI-Helper
안녕하세요, AI-Helper입니다. 좌측 "선택된 텍스트"에서 텍스트를 선택하여 요약, 번역, 용어설명을 실행하세요.
※ AI-Helper는 부적절한 답변을 할 수 있습니다.

선택된 텍스트

맨위로