최소 단어 이상 선택하여야 합니다.
최대 10 단어까지만 선택 가능합니다.
다음과 같은 기능을 한번의 로그인으로 사용 할 수 있습니다.
NTIS 바로가기IEIE Transactions on Smart Processing and Computing, v.3 no.6, 2014년, pp.416 - 424
Abbasizadeh, Hamed (College of Information and Communication Engineering, Sungkyunkwan University) , Rikan, Behnam Samadpoor (College of Information and Communication Engineering, Sungkyunkwan University) , Lee, Dong-Soo (College of Information and Communication Engineering, Sungkyunkwan University) , Hayder, Abbas Syed (College of Information and Communication Engineering, Sungkyunkwan University) , Lee, Kang-Yoon (College of Information and Communication Engineering, Sungkyunkwan University)
This paper presents an 8-bit pipelined analog-to-digital converter. The supply voltage applied for comparators and other sub-blocks of the ADC were 0.7V and 0.5V, respectively. This low power ADC utilizes the capacitive charge pump technique combined with a source-follower and calibration to resolve...
* AI 자동 식별 결과로 적합하지 않은 문장이 있을 수 있으니, 이용에 유의하시기 바랍니다.
K. Bult, "Analog Design in Deep Sub-Micron CMOS," in Proc. ESSCIRC, Sep. 2000, pp. 176-184.
I. Mehr and L. Singer, "A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC," IEEE J. Solid-State Circuits, vol. 35, no. 3, pp. 318-325, Mar. 2000.
J. Shen and P.R. Kinget, "A 0.5V 8-bit 10-MS/s pipelined ADC in 90nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 4, April 2008.
P. C. Yu and H.-S. Lee, "A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC," IEEE J. Solid-State Circuits, vol. 31, no. 12, pp. 1854-1861, Dec. 1996.
J. Crols and M. Steyaert, "Switched-opamp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages," IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 936-942, Aug. 1994.
I. Ahmed and D. A. Johns, "A 50-MS/s (35 mW) to 1-kS/s (15 $\mu$ W) power scalable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2446-2455, Dec. 2005.
P. J. Hurst and W. J. McIntyre, "Double sampling in switched-capacitor delta-sigma A/D converters," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), 1990, pp. 902-905.
B.-G. Lee and R. M. Tsang, "A 10-bit 50 MS/s pipelined ADC with capacitor-sharing and variablegm opamp," IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 883-890, Mar. 2009.
B. Murmann and B. E. Boser, "A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification," IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 2040-2050, Dec. 2003.
J. K. Fiorenza, T. Sepke, P. Holloway, C. G. Sodini, and H.-S. Lee, "Comparator-based switchedcapacitor circuits for scaled CMOS technologies," IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2658-2668, Dec. 2006.
I. Ahmed and D. A. Johns, "A Low-Power Capacitive Charge Pump Based Pipelined ADC," IEEE J. Solid-State Circuits, vol. 45, no. 5, May 2010.
J.-H. Eo, S.-H. Kim, M. Kim, and Y.-C. Jang, "A 1.8 V 40-MS/sec 10-bit 0.18- ${\mu}m$ CMOS Pipelined ADC using a Bootstrapped Switch with Constant Resistance," J. lnf. Commun. Converg. Eng. 10(1): 85-90, Mar. 2012.
Lofti, R; Taherzadeh-Sani, M; Yaser Azizi, M; Shoaei, O; " A 1-V MOSFET-only fully-differential dynamic comparator for use in low-voltage pipelined A/D converters," Int. Symp. Signals, Circuits and Systems, July 2003 Page(s):377 - 380 vol.2.
Wulff, C. (2008). Efficient ADCs for nano-scale CMOS technology. Ph.D. dissertation, Norwegian University of Science and Technology, 2008.
S. Hashemi, O. Shoaei, "A 0.9V 10-bit 100 MS/s switched-RC pipelined ADC without using a frontend S/H in 90nm CMOS," in Proc. IEEE Int. Symp. Circuits and Systems (ISCAS), pp.13-16, 18-21 May 2008.
*원문 PDF 파일 및 링크정보가 존재하지 않을 경우 KISTI DDS 시스템에서 제공하는 원문복사서비스를 사용할 수 있습니다.
출판사/학술단체 등이 한시적으로 특별한 프로모션 또는 일정기간 경과 후 접근을 허용하여, 출판사/학술단체 등의 사이트에서 이용 가능한 논문
※ AI-Helper는 부적절한 답변을 할 수 있습니다.